

2023 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2023)

**Tokyo, Japan
19-21 April 2023**



**IEEE Catalog Number: CFP23COL-POD
ISBN: 979-8-3503-3202-5**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23COL-POD
ISBN (Print-On-Demand):	979-8-3503-3202-5
ISBN (Online):	979-8-3503-3201-8
ISSN:	2167-9657

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Lookup Table Modular Reduction: A Low-Latency Modular Reduction for Fast ECC Processor.....	1
<i>Anawin Opasatian, Makoto Ikeda</i>	
Dual Vector Load for Improved Pipelining in Vector Processors	7
<i>Viktor Razilov, Juncen Zhong, Emil Matúš, Gerhard Fettweis</i>	
Cachet: A High-Performance Joint-Subtree Integrity Verification for Secure Non-Volatile Memory.....	13
<i>Tatsuya Kubo, Shinya Takamaeda-Yamazaki</i>	
COOL-NPU: Complementary Online Learning Neural Processing Unit with CNN-SNN Heterogeneous Core and Event-Driven Backpropagation.....	19
<i>Sangyeob Kim, Soyeon Kim, Seongyon Hong, Sangjin Kim, Donghyeon Han, Jiwon Choi, Hoi-Jun Yoo</i>	
A Low-Power Neural 3D Rendering Processor with Bio-Inspired Visual Perception Core and Hybrid DNN Acceleration.....	22
<i>Donghyeon Han, Junha Ryu, Sangyeob Kim, Sangjin Kim, Jongjun Park, Hoi-Jun Yoo</i>	
Session VI Panel Discussions.....	25
Low Power Implementation of Geometric High-Order Decorrelation-Based Source Separation on an FPGA Board	29
<i>Ziquan Qin, Kaijie Wei, Hideharu Amano, Kazuhiro Nakadai</i>	
FPGA Emulation of Through-Silicon-Via (TSV) Dataflow Network for 3D Standard Chip Stacking System.....	35
<i>Takeshi Ohkawa, Masahiro Aoyagi</i>	
A Real-Time Keyword Spotting System Based on an End-To-End Binary Convolutional Neural Network in FPGA.....	38
<i>Jinsung Yoon, Donghyun Lee, Neungyun Kim, Su-Jung Lee, Gil-Ho Kwak, Tae-Hwan Kim</i>	
Flexibly Controllable Dynamic Cooling Methods for Solid-State Annealing Processors to Improve Combinatorial Optimization Performance.....	41
<i>Genta Inoue, Daiki Okonogi, Thiem Van Chu, Jaehoon Yu, Masato Motomura, Kazushi Kawamura</i>	
A 2.41- μ W/MHz, 437-PE/mm ² CGRA in 22 nm FD-SOI with RISC-Like Code Generation	44
<i>Tobias Kaiser, Friedel Gerfers</i>	
MazeCov-Q: An Efficient Maze-Based Reinforcement Learning Accelerator for Coverage.....	50
<i>Infal Syafalni, Mohamad Imam Firdaus, Andi M. Riyadhus Ilmy, Nana Sutisna, Trio Adiono</i>	

Author Index