

**2023 36th International  
Conference on VLSI Design and  
2023 22nd International  
Conference on Embedded Systems  
(VLSID 2023)**

**Hyderabad, India  
8-12 January 2023**



**IEEE Catalog Number: CFP23041-POD  
ISBN: 979-8-3503-4679-4**

**Copyright © 2023 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP23041-POD
ISBN (Print-On-Demand):	979-8-3503-4679-4
ISBN (Online):	979-8-3503-4678-7
ISSN:	1063-9667

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) VLSID 2023

## Table of Contents

<b>Message from the General Chairs .....</b>	<b>xiv</b>
<b>Message from the Technical Program Chairs .....</b>	<b>xv</b>
<b>Message from the Organizing Chairs .....</b>	<b>xvi</b>
<b>Message from the Steering Committee Chair and VSI President .....</b>	<b>xvii</b>
<b>Message from the Publication Chairs .....</b>	<b>xviii</b>
<b>Message from the Tutorial Chair .....</b>	<b>xix</b>
<b>Message from the IEEE Liaison .....</b>	<b>xx</b>
<b>VLSI Design Conference Steering Committee .....</b>	<b>xxi</b>
<b>VLSI Design and Embedded Systems Organizing Committee .....</b>	<b>xxii</b>
<b>Technical Program Committee Members .....</b>	<b>xxviii</b>
<b>Tutorial Abstracts .....</b>	<b>xxxv</b>

## VLSID 2023 Papers

Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems .....	1
<i>Meghvern Pathak (Indian Institute of Technology Mandi) and Rahul Shrestha (Indian Institute of Technology Mandi)</i>	
Lightweight Approximate Multiplier with Improved Accuracy in FPGA for Error Resilient Application .....	7
<i>Apurba Prasad Padhy (Indian Institute of Technology, India) and Bishnu Prasad Das (Indian Institute of Technology, India)</i>	
Delay-Aware Control for Autonomous Systems .....	13
<i>Sumana Ghosh (Indian Statistical Institute, India)</i>	
Hardware Implementation of Ring-LWE Lattice Cryptography with BCH and Gray Coding Based Error Correction .....	19
<i>Somnath Mondal (IIT Bombay), Sachin Patkar (IIT Bombay), and T K Pal (RCI, DRDO)</i>	

DRRA-Based Reconfigurable Architecture for Mixed-Radix FFT .....	25
<i>Reeshita Kallapu (Indian Institute of Technology Bhubaneswar (IITBBS), India), Dimitrios Stathis (Royal Institute of Technology (KTH), Sweden), Srinivas Boppu (Indian Institute of Technology Bhubaneswar (IITBBS), India), and Ahmed Hemani (Royal Institute of Technology (KTH), Sweden)</i>	
Live & Seamless Firmware Upgrade in Real Time Control Systems .....	31
<i>Sira Rao (Texas Instruments Incorporated), Baskaran Chidambaram (Texas Instruments Incorporated), Prasanth V. (Texas Instruments Incorporated), Karthik Rajakumar (Texas Instruments Incorporated), Pramod Prabhakara (Texas Instruments Incorporated), Praveen Ravichandran (Texas Instruments Incorporated), Shailesh Ghotgalkar (Texas Instruments Incorporated), Ashish Vanjari (Texas Instruments Incorporated), and Mihir Mody (Texas Instruments Incorporated)</i>	
WIB-SAR: Write Intensity Based Selective Address Remapping .....	36
<i>Aswathy N S (Indian Institute of Technology Guwahati, India), Deep Bhuiya (Indian Institute of Technology Guwahati, India), and Hemangee K. Kapoor (Indian Institute of Technology Guwahati, India)</i>	
Design of a Multi-core Compatible Linux Bootable 64-bit Out-of-Order RISC-V Processor Core... 42	
<i>Sajin S (Indian Institute of Science, India), Shubham Sunil Garag (Indian Institute of Science, India), Anuj Phegade (Indian Institute of Science, India), Deepshikha Gusain (Indian Institute of Science, India), and Kuruvilla Varghese (Indian Institute of Science, India)</i>	
Voltage Boosted Schmitt Trigger Sense Amplifier (VBSTSA) with Improved Offset and Reaction Time for High Speed SRAMs .....	48
<i>Gaurav Saraswat (Synopsys India Pvt. Ltd., India) and Anuj Parashar (Synopsys India Pvt. Ltd., India)</i>	
A Low Noise Bandgap Reference with 0.89 V $V_{ref}$ , 0.88 $\mu V_{rms}$ Noise and 80 dB of PSRR .....	53
<i>Sowmyashree S (Indian Institute of Technology Mandi, India) and Hitesh Shrimali (Indian Institute of Technology Mandi, India)</i>	
Radiation Hardened CMOS Programmable Bias Generator for Space Applications at 180nm ....	59
<i>Ashutosh Yadav (Indian Institute of Technology Roorkee; Semi-Conductor Laboratory Chandigarh), Anand Bulusu (Indian Institute of Technology Roorkee), Surinder Singh (Semi-Conductor Laboratory Chandigarh), and Sudeb Dasgupta (Indian Institute of Technology Roorkee)</i>	
A Low-Power Resistive Tail Dynamic Comparator with Self-Shut Mechanism .....	63
<i>Sanjoy Kumar Dey (Indian Institute of Technology, India; Intel Technology Inc, India), Mukul Sarkar (Indian Institute of Technology, India), and Shouribrata Chatterjee (Indian Institute of Technology, India)</i>	
A Sense Amplifier Based Bulk Built-In Current Sensor for Detecting Laser-Induced Currents .....	69
<i>Debjit Batabyal (Indraprastha Institute of Information Technology, India), Sandeep Kumar Singh (Indraprastha Institute of Information Technology, India), Rajnish Kumar Mishra (Indraprastha Institute of Information Technology, India), and Anuj Grover (Indraprastha Institute of Information Technology, India)</i>	

Unifying Intrinsically-Operated Physically Unclonable Function and Random Number Generation in Analog Circuits: A Case Study on Successive Approximation ADC .....	75
<i>Ahish Shylendra (University of Illinois, USA), Swarup Bhunia (University of Florida, USA), and Amit Ranjan Trivedi (University of Illinois, USA)</i>	
Programmable Delay Line With Inherent Duty Cycle Correction .....	81
<i>Siva Charan Nimmagadda (Technology and Engineering Group, Advanced Micro Devices, India) and Hari Bilash Dubey (Technology and Engineering Group, Advanced Micro Devices, India)</i>	
A 2.25 GHz PLL with 0.05-2 MHz Inloop Phase Modulation and -70 dBc Reference Spur for Telemetry Applications .....	87
<i>Snigdha Jakkoju (IIT Madras, India), Deepthi J. Bandarupalli (IIT Madras, India), Anil Srikanth (Texas Instruments, India), Saji Thomas (VSSC-ISRO, India), and Saurabh Saxena (IIT Madras, India)</i>	
Ultra-Low Power Non-Uniform SAR ADC Based ECG Detector for Early Detection of Cardiovascular Diseases .....	92
<i>Aditya Ramkumar (IIT Roorkee, India), Anshul Verma (IIT Roorkee, India), and Bishnu Prasad Das (IIT Roorkee, India)</i>	
Design Challenges and Techniques for 5nm FinFET CMOS Analog/Mixed-Signal Circuits .....	98
<i>Saurabh Goyal (NXP Semiconductors, India), Sanjay Kumar Wadhwa (NXP Semiconductors, India), Divya Tripathi (NXP Semiconductors, India), Gaurav Agrawal (NXP Semiconductors, India), Krishna Thakur (NXP Semiconductors, India), Deependra Kumar Jain (NXP Semiconductors, India), Alvin L.S. Loke (NXP Semiconductors, India), Atul Kumar (NXP Semiconductors, India), Manish Kumar Upadhyay (NXP Semiconductors, India), Bhawna Bhawna (Western Digital, India), and Sanjoy Kumar Dey (Intel Corporation, India)</i>	
Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application .....	104
<i>Mohd Sakib Ansari S (Indian Institute of Information Technology, Design and Manufacturing, India), Kavitha S (Indian Institute of Information Technology, Design and Manufacturing, India), B. S. Reniwal (Indian Institute of Technology, India), and S. K. Vishvakarma (Indian Institute of Technology, India)</i>	
Design and Analysis of Multibit Multiply and Accumulate (MAC) Unit: An Analog In-Memory Computing Approach .....	109
<i>Swetha Ananthanarayanan (SSN College of Engineering), Bhupendra Singh Reniwal (Indian Institute of Technology, Jodhpur), and Abhishek Upadhyay (X-FAB Semiconductor Foundries Germany)</i>	
A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in 65-nm CMOS Process. ....	115
<i>Rupesh D. Kadhao (National Institute of Technology Goa), Siddharth R. K. (National Institute of Technology Goa), Nithin Kumar Y. B. (National Institute of Technology Goa), Vasantha M. H. (National Institute of Technology Goa), and Devesh Dwivedi (GlobalFoundries Engineering Private Limited)</i>	

A Common Mode Insensitive Process Tolerant Sense Amplifier Design for In Memory Compute Applications in 65nm LSTP Technology .....	121
<i>Belal Iqbal (Indraprastha Institute of Information Technology Delhi), Anuj Grover (Indraprastha Institute of Information Technology Delhi), and Harsh Rawat (STMicroelectronics Greater Noida)</i>	
Supply Noise and Peak Current Reduction in High-Speed Output Drivers .....	127
<i>Dharmaray Nedalgi (Intel Technology India Pvt Ltd, India), Lavanya M N (Intel Technology India Pvt Ltd, India), and Saroja V. Siddamal (KLE Technological University, India)</i>	
An Energy-Efficient and Robust 10T SRAM Based In-Memory Computing Architecture .....	133
<i>Noopur Srivastava (VLSI Design Lab, ABV-IIITM, India), Anil Kumar Rajput (VLSI Design Lab, ABV-IIITM, India), Manisha Pattanaik (VLSI Design Lab, ABV-IIITM, India), and Gaurav Kaushal (VLSI Design Lab, ABV-IIITM, India)</i>	
Memristor-Based High Speed and Area Efficient Comparators in IMPLY Logic .....	139
<i>Nandit Kaushik (Indian Institute of Technology Mandi, India) and B. Srinivasu (Indian Institute of Technology Mandi, India)</i>	
Design of Hardware Efficient Approximate DCT Architecture .....	145
<i>Vishwajeet S B (Sardar Vallabhbhai National Institute of Technology, India), Vaibhavi Solanki (Sardar Vallabhbhai National Institute of Technology, India), and A. D. Darji (Sardar Vallabhbhai National Institute of Technology, India)</i>	
Design of Energy Efficient and Low Delay Posit Multiplier .....	151
<i>Lakshmi Bhanuprakash Reddy K (Indian Institute of Technology, India), R S Haripriya (Indian Institute of Technology, India), Keerthija Puli (Indian Institute of Technology, India), Subba Ramkumar Reddy Annapalli (Sr. SOC Design Engineer Intel corporation, India), and Vikramkumar Pudi (Indian Institute of Technology, India)</i>	
Surmounting Challenges in the Design of Low Power Real Time Clock IP For Advanced FinFET Technology Nodes .....	157
<i>Krishnan Sukumar (AMD INDIA PRIVATE LIMITED, CT IDC), Santosh Vodnala (AMD INDIA PRIVATE LIMITED, CT IDC), Ravindra Ayyagari (AMD INDIA PRIVATE LIMITED, CT IDC), Animesh Jain (AMD INDIA PRIVATE LIMITED, CT IDC), Thanapandi Ganesan (AMD INDIA PRIVATE LIMITED, CT IDC), and Rajesh R (AMD INDIA PRIVATE LIMITED, CT IDC)</i>	
Dynamic Keeper for 1R1W 8T-SRAM to enable Read Operation at 150c till 0.5v in 5nm FinFET .	163
<i>Vinay Kumar (Synopsys India Pvt. Ltd), Vijay Sahu (Synopsys India Pvt. Ltd), Ambar Khanda (Synopsys India Pvt. Ltd), and Sudhir Kumar (Synopsys India Pvt. Ltd)</i>	
Translation of Array Expressions for In-Memory Computation on Memristive Crossbar .....	169
<i>Sumanta Pyne (National Institute of Technology, India)</i>	
ASPIRE: An Intermediate Representation for Abstract Security Policies .....	175
<i>Padmaja Bhamidipati (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)</i>	

MLTDRC: Machine Learning Driven Faster Timing Design Rule Check Convergence .....	181
<i>Santanu Kundu (Network and Edge Group, Intel Technology India Pvt. Ltd., India), Chetan Suryakant Padharia (Network and Edge Group, Intel Technology India Pvt. Ltd., India), and Ravi Sankar Kerla (Network and Edge Group, Intel Technology India Pvt. Ltd., India)</i>	
Machine Learning-Based Model for Single Event Upset Current Prediction in 14nm FinFETs ....	187
<i>Vibhu V (Indian Institute of Technology Roorkee (IITR), India), Sparsh Mittal (Indian Institute of Technology Roorkee (IITR), India), and Vivek Kumar (Indian Institute of Technology Roorkee (IITR), India; National Institute of Technology Uttarakhand)</i>	
Transport-Free Placement of Mixers for Realizing Bioprotocol on Programmable Microfluidic Devices .....	193
<i>Masataka Hirai (Ritsumeikan University, Japan), Debraj Kundu (Indian Institute of Technology Roorkee, India), Shigeru Yamashita (Ritsumeikan University, Japan), Sudip Roy (Indian Institute of Technology Roorkee, India), and Hiroyuki Tomiyama (Ritsumeikan University, Japan)</i>	
Efficient 3D Modeling Methodology for High-Speed Channels .....	199
<i>Sivalingam Thirubalan (Microchip Technology Inc.), Suresh Kumar Kopparti (Microchip Technology Inc.), and Desmond Tan Hai Peng (ANSYS Inc.)</i>	
ISP: An Improved Slicing Pair Code for Skewed Slicing Floorplan .....	205
<i>Biswojit Nayak (Utkal University, India) and B. N. B. Ray (Utkal University, India)</i>	
Maximum Power Point Tracking Using Buck-Boost Converter for EH-PMIC .....	211
<i>Dr. Sujata Kotabagi (KLE Technological University, India), Raghavendra Nayak (KLE Technological University, India), Sachin Dalabanjan (KLE Technological University, India), Vineet P N (KLE Technological University, India), Priyanka L Patil (KLE Technological University, India), and Sameer Hemadri (KLE Technological University, India)</i>	
GRILAPE: Graph Representation Inductive Learning-Based Average Power Estimation for Frontend ASIC RTL Designs .....	217
<i>Rakesh M B (IIT Hyderabad, India), Pabitra Das (IIT Hyderabad, India), Sai Pranav K R (IIT Hyderabad, India), and Amit Acharyya (IIT Hyderabad, India)</i>	
Efficient MBIST Area and Test Time Estimator Using Machine Learning Technique .....	223
<i>Darakshan Jamal (Intel India Pvt. Ltd) and Ratheesh Veetil (Intel India Pvt. Ltd)</i>	
A Novel AI Based Approach for Performance Validation .....	229
<i>Kahkeshan Naz (Intel Corporation, India), Rohit Jindal (Intel Corporation, India), and Sai Boothkuri (Intel Corporation, India)</i>	
Signal Agnostic Scalable Scan Wrapper Design .....	234
<i>Hanumantharaya H (Intel Technologies India Pvt Ltd, India), Ratheesh T Veetil (Intel Technologies India Pvt Ltd, India), and Anvesh Gadi (Intel Technologies India Pvt Ltd, India)</i>	
Mutation Analysis and Model Checking Guided Test Generation for SoC Run-Time Monitors ...	240
<i>Suriya Srinivasan (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)</i>	

Extending Action Recognition in the Compressed Domain .....	246
<i>Samuel Abrams (The Pennsylvania State University, USA) and Vijaykrishnan Narayanan (The Pennsylvania State University, USA)</i>	
Design and Analysis of Posit Quire Processing Engine for Neural Network Applications .....	252
<i>Pranose J Edavoor (Secure Hardware and VLSI Design Group, India), Aneesh Raveendran (Secure Hardware and VLSI Design Group, India), David Selvakumar (Secure Hardware and VLSI Design Group, India), Vivian Desalphine (Secure Hardware and VLSI Design Group, India), Dharani Shankar G. (Secure Hardware and VLSI Design Group, India), and Gopal Raut (Secure Hardware and VLSI Design Group, India)</i>	
Fast and Robust Sense Amplifier for Digital In Memory Computing .....	258
<i>Kailash Prasad (Indian Institute of Technology Gandhinagar, India), Ayush Srivastava (Indian Institute of Technology Gandhinagar, India), Nistha Baruah (National Institute of Technology Silchar, India), and Joycee Mekie (Indian Institute of Technology Gandhinagar, India)</i>	
MOSCON: Modified Outer Product Based Sparse Matrix-Matrix Multiplication Accelerator with Configurable Tiles .....	264
<i>Noble G (Indian Institute of Information Technology Kottayam, India), Nalesh S (Cochin University of Science And Technology, India), and Kala S (Indian Institute of Information Technology Kottayam, India)</i>	
A Portable Ultra-Low-Cost Multi-gas Sensing System-on-Module for Wireless Air Quality Monitoring Network .....	270
<i>Anamika Sharma (Indian Institute of Technology, India), Sachin Divekar (Indian Institute of Technology, India), and Rajesh Zele (Indian Institute of Technology, India)</i>	
FPGA Based Smart and Sustainable Agriculture .....	274
<i>Shyam Peraka (RGUKT-Nuzvid, India), SK Irfan Ali (RGUKT-Nuzvid, India), Durga Vasu Mogili (RGUKT-Nuzvid, India), Ashok Kumar Palivela (RGUKT-Nuzvid, India), Sudheer Reddy (RGUKT-Nuzvid, India), Jyotsna Bavisetti (RGUKT-Nuzvid, India), and Dhanush Reddy Y (RGUKT-Nuzvid, India)</i>	
SV Based Fast & Accurate Verification Methodology for CTLE Adaptation Algorithm .....	279
<i>Abhishek Jadhav (Intel Corporation, India), Varsha Bhide (Intel Corporation, India), T.N.V Raghuram (Intel Corporation, USA), and Tapas Nandy (Intel Corporation, India)</i>	
A 16Gbps 3rd Order CTLE Design for Serial Links with High Channel Loss in 16nm FinFET .....	284
<i>Pranay Kumar Thota (Mixed Signal Development Group, Microchip Technology India Pvt. Ltd, India), Siva Kumar Rapina (Mixed Signal Development Group, Microchip Technology India Pvt. Ltd, India), and Bheema Rao Nistala (Department of ECE, National Institute of Technology, India)</i>	
Enhanced Performance Parameters of Magnetic Tunnel Junction with Composite Dielectric Barrier .....	290
<i>Reshma Sinha (University of Delhi, India) and Jasdeep Kaur (Indira Gandhi Delhi Technical University for Women, India)</i>	



FEM Modeling of Gate Resistance for 5 nm SGC/DGC Stacked Nanosheet Transistor .....	295
<i>Vivek Kumar (Indian Institute of Technology Roorkee (IITR), India; National Institute of Technology Uttarakhand), Jyoti Patel (Indian Institute of Technology Roorkee (IITR), India), Arnab Datta (Indian Institute of Technology Roorkee (IITR), India), and Sudeb Dasgupta (Indian Institute of Technology Roorkee (IITR), India)</i>	
Automatic Implementation and Evaluation of Error-Correcting Codes for Quantum Computing ....	301
<i>Thomas Grurl (University of Applied Sciences Upper Austria, Austria; Johannes Kepler University Linz, Austria), Christoph Pichler (Johannes Kepler University Linz, Austria), Jürgen Fuß (University of Applied Sciences Upper Austria, Austria), and Robert Wille (Technical University of Munich, Germany; Software Competence Center Hagenberg GmbH (SCCH), Austria)</i>	
Implementation of Probabilistic Bits (Pbits) Using Low Barrier Magnets: Investigation and Analysis .....	307
<i>Amina Haroon (Indraprastha Institute of Information Technology, India), Ram Krishna Ghosh (Indraprastha Institute of Information Technology, India), and Sneha Saurabh (Indraprastha Institute of Information Technology, India)</i>	
Post Silicon Validation for I2C (SMBUS) Peripheral .....	313
<i>Swati Shilaskar (Vishwakarma Institute of Technology, India), Anup Behare (Seagate Technology, India), Ketki Sonawane (Vishwakarma Institute of Technology, India), and Shripad Bhatlawande (Vishwakarma Institute of Technology, India)</i>	
Efficient FPGA Implementations of Lifting Based DWT Using Partial Reconfiguration .....	319
<i>Mohamed Asan Basiri M (IIITDM Kurnool, India) and PVS Bharadwaja (IIITDM Kurnool, India)</i>	
Accelerating Defect Simulation in Analog and Mixed-Signal Circuits by Parallel Defect Injection .....	325
<i>Sayandeep Sanyal (Indian Institute of Technology Kharagpur, India), Mayukh Bhattacharya (Synopsys Inc., USA), Pallab Dasgupta (Indian Institute of Technology Kharagpur, India), and Amit Patra (Indian Institute of Technology Kharagpur, India)</i>	
Mutual Information Based Efficient Spike Encoding on FPGA .....	331
<i>Omkareshwar Gundoji (Embedded Devices &amp; Intelligent Systems, TCS Research, India), Dighanchal Banerjee (Embedded Devices &amp; Intelligent Systems, TCS Research, India), Sounak Dey (Embedded Devices &amp; Intelligent Systems, TCS Research, India), and Arpan Pal (Embedded Devices &amp; Intelligent Systems, TCS Research, India)</i>	
SANNA: Secure Acceleration of Neural Network Applications .....	337
<i>Akash Poptani (IIT Dharwad, India), Abhishek Mittal (IIT Dharwad, India), Rishit Saiya (IIT Dharwad, India), Rajshekar Kalayappan (IIT Dharwad, India), and Sandeep Chandran (IIT Palakkad, India)</i>	
The Acceleration of OPUS Codec Using Processor – FPGA Co-Processing .....	343
<i>Sunny Bezawada (FPGA Solutions, Microchip India Pvt Ltd, India) and Battu Prakash Reddy (FPGA Solutions, Microchip India Pvt Ltd, India)</i>	

A 105-525MHz Integer-N Phase-Locked Loop in Indigenous SCL 180nm CMOS .....	348
<i>Shivam Nigam (IIT Madras, India), Mukund Murali (Qualcomm, India), Hari Shanker Gupta (Space Applications Center-ISRO, India), and Saurabh Saxena (IIT Madras, India)</i>	
Evaluating the Impact of Transition Delay Faults in GPUs .....	353
<i>Josie E. Rodriguez Condia (Politecnico di Torino - Department of Control and Computer Engineering (DAUIN)) and Matteo Sonza Reorda (Politecnico di Torino - Department of Control and Computer Engineering (DAUIN))</i>	
An Energy-Efficient Multi-bit Current-Based Analog Compute-in-Memory Architecture and Design Methodology .....	359
<i>Dinesh Kushwaha (Indian Institute of Technology Roorkee, India), Ashish Joshi (Intel Technology India Pvt. Ltd., India), Neha Gupta (Indian Institute of Technology Roorkee, India), Aditya Sharma (Indian Institute of Technology Roorkee, India), Sandeep Miryala (Brookhaven National Laboratory, USA), Rajiv V. Joshi (Research Center, USA), Sudeb Dasgupta (Indian Institute of Technology Roorkee, India), and Anand Bulusu (Indian Institute of Technology Roorkee, India)</i>	
Reliability Enhancement of Hardware Trojan Detection Using Histogram Augmentation Technique .....	365
<i>Vaishnavi Sankar (Amrita Vishwa Vidyapeetham, India), Balachander S (Amrita Vishwa Vidyapeetham, India), Nirmala Devi. M (Amrita Vishwa Vidyapeetham, India), and Jayakumar. M (Amrita Vishwa Vidyapeetham, India)</i>	
DARK-Adders: Digital Hardware Trojan Attack on Block-Based Approximate Adders .....	371
<i>Vishesh Mishra (Indian Institute of Technology, India), Neelofar Hassan (Indian Institute of Technology, India), Akshay Mehta (Indian Institute of Technology, India), and Urbi Chatterjee (Indian Institute of Technology, India)</i>	
True Random Number Generator Based on Voltage-Gated Spintronic Structure .....	377
<i>Alisha P B (Cochin University of Science and Technology, India) and Tripti S Warriar (Cochin University of Science and Technology, India)</i>	
A Novel Approach for Assisting Blind People Using a Smart Wearable Device .....	383
<i>Shyam Peraka (RGUKT-Nuzvid, India), SK Irfan Ali (RGUKT-Nuzvid, India), Reddy Sudheer (RGUKT-Nuzvid, India), Pilli Praveen Kumar (RGUKT-Nuzvid, India), Goutham Kondala (RGUKT-Nuzvid, India), and Dimple Samal (RGUKT-Nuzvid, India)</i>	
Word-Level Structure Identification In FPGA Designs Using Cell Proximity Information .....	389
<i>Aparajithan Nathamuni-Venkatesan (University of Cincinnati, USA), Ram-Venkat Narayanan (University of Cincinnati, USA), Kishore Pula (University of Cincinnati, USA), Sundarakumar Muthukumaran (University of Cincinnati, USA), and Ranga Vemuri (University of Cincinnati, USA)</i>	

Analysis and Design of Low Phase Noise 20 GHz VCO for Frequency Modulated Continuous Wave Chirp Synthesizers in mmWave Radars .....	395
<i>Harikrishna Kambham (Centre for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad), Srayan Sankar Chatterjee (Centre for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad), Adithya Sunil Edakkadan (Centre for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad), and Abhishek Srivastava (Centre for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad)</i>	
InsectEye: An Intelligent Trap for Insect Biodiversity Monitoring .....	401
<i>Eric Homan (The Pennsylvania State University), Codey Mathis (The Pennsylvania State University), Chonghan Lee (The Pennsylvania State University), Harland Patch (The Pennsylvania State University), Christian Grozinger (The Pennsylvania State University), and Vijay Narayanan (The Pennsylvania State University)</i>	
An mmWave Frequency Range Multi-modulus Programmable Divider for FMCW Radar Applications .....	407
<i>Sresthavadhani Mantha (Center for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad, India), Adithya Sunil Edakkadan (Center for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad, India), Arpit Sahni (Center for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad, India), and Abhishek Srivastava (Center for VLSI and Embedded Systems Technology (CVEST), IIIT Hyderabad, India)</i>	
<b>Author Index .....</b>	<b>413</b>