

2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2022)

**Shenzhen, China
11-13 November 2022**



**IEEE Catalog Number: CFP22APC-POD
ISBN: 978-1-6654-5080-5**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22APC-POD
ISBN (Print-On-Demand):	978-1-6654-5080-5
ISBN (Online):	978-1-6654-5073-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

The 2022 IEEE Asia Pacific Conference on Circuits and Systems (IEEE APCCAS'22)

Preface	xi
Conference Committees.....	xii
<hr/>	
❖ Artificial Intelligent Circuits and Systems	
Design-Technology Co-optimization for Cryogenic Tensor Processing Unit.....	1
<i>Dong Suk Kang, Shimeng Yu</i>	
Deep Texture-Depth-Based Attention for Face Recognition on IoT Devices	5
<i>Yuxin Lin, Wenyue Liu, Chip-Hong Chang</i>	
A Karnaugh Map Approximate Adder with Intrinsic Error Compensation	10
<i>Chenyu Xie, Chunmei Yang, Hailong Jiao</i>	
A 1.93TOPS/W Deep Learning Processor with a Reconfigurable Processing Element Array Based on SRAM Access Optimization.....	15
<i>Liao-Chuan Chen, Zhaofang Li, Yi-Jhen Lin, Kuan-Pei Lee, Kea-Tiong Tang</i>	
Design and Implementation of a Low Power Switched-Capacitor-Based Analog Feature Extractor for Voice Keyword Spotting	20
<i>Feifei Chen, Ka-Fai Un, Wei-Han Yu, Pui-In Mak, Rui P. Martins</i>	
Key Features Selection of Power System Operation via Improved Clustering Algorithm	25
<i>Xundong Gong, Yifan Zuo, Yu Zhang, Ming Chen, Haicheng Tu</i>	
A Two-stage Training Framework for Hardware Constraints of Computing-in-Memory Architecture	30
<i>Hao-Wen Kuo, Rui-Hsuan Wang, Zhaofang Li, Shih-Ting Lin, Meng-Fan Chang, Kea-Tiong Tang</i>	
Hierarchical DNN with Heterogeneous Computing Enabled High-Performance DNA Sequencing	35
<i>Shaobo Luo, Zhiyuan Xie, Gengxin Chen, Lei Cui, Mei Yan, Xiwei Huang, Shuwei Li, Changhai Man, Wei Mao, Hao Yu</i>	
A 104.76-TOPS/W, Spike-Based Convolutional Neural Network Accelerator with Reduced On-Chip Memory Data Flow and Operation Unit Skipping	41
<i>Ping-Li Huang, Chen-Han Hsu, Yu-Hsiang Cheng, Zhaofang Li, Yu-Hsuan Lin, Kea-Tiong Tang</i>	
A Power Effective DLA for PBs in Opto-Electrical Neural Network Architecture	46
<i>Ralph Gerard B. Sangalang, Shih-Heng Luo, Hsin-Che Wu, Bao-Qi He, Shen-Fu Hsiao, Chua-Chin Wang, Chewnpu Jou, Harry Hsia, Douglas C. H. Yu</i>	
Multi-modal Asymmetric Autoencoders for Massive Photo Collection Applications	50
<i>Aymen Hamrouni, Hakim Ghazzai, Yehia Massoud</i>	
An LUT-Based Multiplier Array for Systolic Array-Based Convolutional Neural Network Accelerator	55
<i>Min Liu, Yifan He, Hailong Jiao</i>	

❖ Biomedical Circuits and Systems	
Reduction of Motion Artifact in PPG Signal with CDS-LMS Filter.....	60
<i>Woobean Lee, Pang Park, SeongHwan Cho</i>	
Compact Power Front-end Management for Wireless Supply of Multi-voltages to Neuromodulators.....	65
<i>Fen Xia, Zhao Zhang, Jie Yang, Mohamad Sawan</i>	
A Low Noise TIA with Continuous Time-Gain Compensation for Ultrasound Transducers	69
<i>Xinwei Yu, Fan Ye, Junyan Ren</i>	
A 97 fJ/Conversion Neuron-ADC with Reconfigurable Sampling and Static Power Reduction	73
<i>Jinbo Chen, Hui Wu, Jie Yang, Mohamad Sawan</i>	
A 6.78 MHz High-Efficiency Wireless Power Transfer Transmitter with Adaptive Dead-Time Control and Transistor-Width Switching for Implantable Medical Devices	77
<i>Qiang Wang, Anning Liu, Songping Mai</i>	
❖ Internet of Things Circuits and Systems	
A 0.5 to 2GHz Blocker-Tolerant Receiver Achieving 29dBm OOB-IIP ₃ and 3.2 to 6dB NF Using Bottom-Plate Switched-Capacitor Technique	82
<i>Yi Mao, Yuyang Du, Yongjun He, Gengzhen Qi, Pui-In Mak</i>	
Nanowatt High Order Analog Fully-Differential Bandpass Filter with Passive Switched-Capacitor Circuits	86
<i>Shiyi Zhang, Xian Tang</i>	
A Fast-Transient Response Capacitor-Less FVF-LDO in 22-nm CMOS Technology	91
<i>Ruolin Zhou, Heng Liu, Wending Qi, Xian Tang, Songping Mai</i>	
A Power-Aware ECG Transmission Framework with Server Aided Lossless Compression.....	95
<i>Jitumani Sarma, Rakesh Biswas</i>	
❖ Multimedia Systems and Applications	
An 8-T Processing-in-Memory SRAM Cell-Based Pixel-Parallel Array Processor for Vision Chips	100
<i>Leyi Chen, Junxian He, Jianyi Yu, Haibing Wang, Jing Lu, Liyuan Liu, Nanjian Wu, Cong Shi, Tian Min</i>	
❖ Imaging System and Technologies	
Subpixel Interpolation Disparity Refinement for Semi-Global Matching.....	105
<i>Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Ke Li, Lei Chen, Fengwei An</i>	
Unsupervised Image Dataset Annotation Framework for Snow Covered Road Networks	110
<i>Mohamed Karaa, Hakim Ghazzai, Lokman Sboui, Hichem Besbes, Yehia Massoud</i>	
A 30.6–41.5uW 10-bit Column Parallel Single-Slope ADC with Minimum Voltage Feedback for CMOS Image Sensors	115
<i>Zhoudeng Li, Xian Tang</i>	
A Dynamic JPEG CODEC with Adaptive Quantization Table for Frame Storage Compression.....	119
<i>Yichen Ouyang, Xianglong Wang, Gang Shi, Lei Chen, Fengwei An</i>	
❖ Brain-Machine Interface Circuits and Systems	
A 4-Channel Neural Stimulation IC Design with Charge Balancing and Exponential Current Output	123
<i>Juzhe Li, Xu Liu, Peiyuan Wan, Zhijie Chen</i>	
A Wireless Power Design with High PCE and Fast Transient Response over a Large Loading Range for Multi-channel Neural Stimulators	128
<i>Weisong Liang, Xu Liu, Weijian Chen, Zeyu Lu, Peiyuan Wan, Zhijie Chen</i>	
Design and Optimization of Inductive Coils for 2FSK-based Power and Data Transmission for Biomedical Implants	134
<i>Wending Qi, Anning Liu, Ruolin Zhou, Songping Mai</i>	
A Neural Recording IC Design with on-chip CMOS Electrode Array for Brain-machine Interface	139
<i>Ronghao Zhang, Xu Liu, Zhijie Chen, Peiyuan Wan, Tao Chen</i>	

A Low-Noise Neural Signal Amplifier Achieving 1.6 NEF and 2.56 PEF for Brain-Machine Interface	144
<i>Weijian Chen, Xu Liu, Weisong Liang, Zeyu Lu, Peiyuan Wan, Zhijie Chen</i>	
❖ Sensory Circuits and Systems	
An Energy-Efficient Readout Circuit Based on Incremental Delta-Sigma ADC with Decimation Filter for CMOS Image Sensors	149
<i>Junsheng Chen, Lingxin Meng, Menglian Zhao, Zhichao Tan</i>	
High Linearity BJT-Based Time-Domain CMOS Temperature Sensor.....	153
<i>Yu Lei, Qishen Fang, Jiangchao Wu, Man-Kay Law, Pui-In Mak, Rui P. Martins</i>	
A 40.6 ppm/ $^{\circ}$ C 368 nW 10 kHz Relaxation Oscillator with Temperature-Sensor-based Piece-Wise Compensation Technique .	157
<i>Ruike Chen, Yaowei Ma, Yao Wang</i>	
❖ Analog and Mixed Signal Circuits and Systems	
A Third-Order CIFF Noise-Shaping SAR ADC with Nonbinary Split-Capacitor DAC.....	162
<i>Peng Zhang, Xiaoyong He, Shuhao Lai, Zehui Wu</i>	
Achieving < 1% Precision Clocking Solution with External-R under Practical Constraints	166
<i>Aniruddha Roy, Preetham N. Reddy, Nitin Agarwal, Nikhil Das</i>	
A 12-bit 1GS/s Current Steering DAC with the Appointed and Thermometer Coding Scheme.....	171
<i>Ko-Chi Kuo, Ying-Ju Sung</i>	
A 16-Bit 2 MS/s Cyclic-pipelined ADC with Calibration for Inter-stage Amplification.....	176
<i>Jinge Ma, Yanjin Lyu, Yuanqi Hu</i>	
An 8-b 8-GS/s Time-Interleaved SAR ADC with Foreground Offset Calibration in 28nm CMOS	181
<i>Zhanpeng Yang, Xinpeng Xing, Xinfu Zheng, Haigang Feng, Hongyan Fu, Georges Gielen</i>	
Accurate Geometric Programming-Compatible Slew Rate Modeling for Two-Stage Operational Amplifier Design Optimization.....	185
<i>Eric J. Wyers</i>	
Design of a High Voltage Level Shift with High dV/dt Immunity and High Speed.....	190
<i>Zekun Zhou, Zhijian Zhang, Lichen Peng</i>	
A High-Time-Resolution Time-to-Digital Converter Using Coupled Ring Oscillator with Phase Averaging	195
<i>Daiki Ogata, Ryosuke Kamiya, Yusuke Toyoshima, Kenichi Ohhata</i>	
Analysis and Design of High-Speed and Low-Distortion Bootstrapped Switches.....	199
<i>Jinge Ma, Yuanqi Hu</i>	
A Vector Pair Based DWA Algorithm for Linearity Enhancement of CDACs in the NS-SAR ADC.....	204
<i>Xiao Han, Xiyuan Tang, Yanxing Suo, Qiao Cai, Xinzi Xu, Tianwei Wan, Yang Zhao</i>	
A 500-MS/s 9-Bit Time-Domain ADC Using a Nonbinary Successive Approximation TDC	209
<i>Yutong Zhao, Fan Ye, Junyan Ren</i>	
0.7-6 GHz Programable Gain Push-Pull Driver PA Based on Dual-Loop Biases.....	213
<i>Minghao Jiang, Chenyang Han, Weibo Li, Jiangfeng Wu, Yongzhen Chen</i>	
❖ Digital Circuits and Systems	
An Accurate and Time-Efficient Subtractor by Cross Format Coding in Stochastic Computing	217
<i>Zhihuai Zhang, Weiqian Zhang, Shisheng Xiong, Yudi Zhao</i>	
Up to 13.7% Increase in Throughput of RISC V SoC Using Timing Speculative Razor SRAM	222
<i>Srikrishna Vasudev, Kartickraj K, Anuj Grover</i>	
A Low-Power Approximate Multiplier with Sign-Focus Compressor and Error Compensation.....	226
<i>Laimin Du, Leibin Ni, Xiong Liu, Wei Mao, Hao Yu</i>	

An Energy-Efficient Approximate Floating-Point Multipliers for Wireless Communications	231
<i>Jipeng Ge, Chenggang Yan, Xuan Zhao, Ke Chen, Bi Wu, Weiqiang Liu</i>	
Low Power and High Speed Designs of CIC Filter for Sigma-Delta ADCs	236
<i>Zhikun He, Xinpeng Xing, Xinfa Zheng, Haigang Feng, Hongyan Fu, Georges Gielen</i>	
Optically Reconfigurable Gate Array VLSI that Can Support a Perfect Parallel Configuration.....	241
<i>Sae Goto, Minoru Watanabe, Nobuya Watanabe</i>	
Ternary In-Memory MAC Accelerator with Dual-6T SRAM Cell for Deep Neural Networks.....	246
<i>Xudong Wang, Geng Li, Jiacong Sun, Huanjie Fan, Yong Chen, Hailong Jiao</i>	
A 500-MHz 32-bit DETFF-based Shift Register Utilizing 40-nm CMOS Technology.....	251
<i>Jyosnnavi Akiri, Lean Karlo Santos Tolentino, Lung-Jieh Yang, Balasubramanian Esakki, Sivaperumal Sampath, Chua-Chin Wang</i>	
A High-Precision PVT-Tolerance Adaptive Clock Circuit over Wide Frequencies in 28nm CMOS	256
<i>Yuqiang Cui, Weiwei Shan</i>	
An Energy Efficient Precision Scalable Computation Array for Neural Radiance Field Accelerator	260
<i>Chaolin Rao, Haochuan Wan, Yueyang Zheng, Pingqiang Zhou, Xin Lou</i>	
Design of Approximate Floating-point FFT with Mantissa Bit-width Adjustment Algorithm.....	265
<i>Xuan Zhao, Chenggang Yan, Chenghua Wang, Weiqiang Liu</i>	
SME: A Systolic Multiply-accumulate Engine for MLP-based Neural Network	270
<i>Haochuan Wan, Chaolin Rao, Yueyang Zheng, Pingqiang Zhou, Xin Lou</i>	
❖ Power and Energy Circuits and Systems	
An Ultra-Low-Supply Output-Capacitorless LDO with Signal-and Transient-Enhancement	275
<i>Yajun Lin, Haozheng Wan, Jianxin Yang, Ka Nang Leung</i>	
High Precision Hysteresis Controlled MPPT Circuit for Vibration Energy Harvesting	280
<i>Chunbiao Pan, Yidie Ye, Huakang Xia</i>	
A 65-nm Clock-Domain-Crossing Controller for Digital LDO Regulator with 1.7-ns Response Time	284
<i>Xuliang Wang, Wing-Hung Ki, Philip K. T. Mok</i>	
A 0.3- μ A Quiescent Current Output Capacitor-Less LDO with Dynamic Slew Rate Enhance Buffer	289
<i>Tianxian Wu, Yuting Zhang, Yanhan Zeng</i>	
A 3-D Maximum Power Point Tracking Technique for Energy Harvesting System Based on Hill-Climbing Algorithm.....	294
<i>Yue Shi, Zhou Gong, Jiawen Wang, Zekun Zhou, Bo Zhang</i>	
A Novel Constant-pulse Scheme for Synchronous Half-bridge Converter Module.....	299
<i>Oliver Lester July A. Jose, Venkata Naveen Kolakaluri, Chua-Chin Wang</i>	
A Centralized Multi-String PV System Control with Multi-Dimensional MPPT Control.....	304
<i>Imran Pervez, Charalampos Antoniadis, Hakim Ghazzai, Yehia Massoud</i>	
A 60V Input Integrated 3-to-1 Dual Inductor Hybrid Dickson Converter	309
<i>Quyet Nguyen, Huy-Dung Han, Loan Pham-Nguyen, Hanh-Phuc Le</i>	
Store, Supply, Extract and Recycle: A Boost/Buck Reconfigurable Converter for Thermal Energy Harvesting	314
<i>Mengli Zou, Xinzi Xu, Qiao Cai, Yanxing Suo, Tianwei Wan, Jian Zhao, Yang Zhao</i>	
Adaptive Line-Transient Enhancement Techniques for Dual-Path Hybrid Converter Achieving Ultra-Low Output Overshoot/Uundershoot	319
<i>Huihua Li, Qiaobo Ma, Xuchu Mu, Yang Jiang, Man-Kay Law, Pui-In Mak, Rui P. Martins</i>	
❖ Communications Circuits and Systems	
A 22 mW CMOS Receiver Frontend Using Active-Feedback Baseband and Passive-Voltage Mixers Embedded in Current Mirrors	324
<i>Benqing Guo, Xingyue Liao, Yao Wang</i>	

A Low-latency Multi-format Carrier Phase Recovery Hardware for Coherent Optical Communication	329
<i>Changlong Lv, Liyu Lin, Honghui Deng, Junhui Wang, Yun Chen</i>	
A 160-Gb/s 0.37-pJ/bit PAM4 Optical Receiver in 28-nm CMOS.....	333
<i>Leiming Wang, Xiongshi Luo, Dongfan Xu, Zhang Qiu, Yiyang Yan, Quan Pan</i>	
A 26-38GHz Ultra-Wideband Balanced Frequency Doubler in 0.15 μ m GaAs pHEMT Process	337
<i>Wenyang Liu, Tianxiang Wu, Tianyang Yan, Fan Yang, Yong Chen, Shunli Ma</i>	
A 4-V _{ppd} 160-Gb/s PAM-4 Optical Modulator Driver with All-Pass Filter-Based Dynamic Bias and 2-Tap FFE in 130-nm BiCMOS.....	341
<i>Shuo Feng, Fuzhan Chen, Zhenghao Li, Wentao Zhou, Dongfan Xu, Chun-Zhang Chen, Xuhui Liu, Hanming Wu, Quan Pan</i>	
An Approximate-Computing-Based Adaptive Equalizer for Polarization Mode Dispersion.....	346
<i>Liyu Lin, Junhui Wang, Xiaoyang Zeng, Yun Chen</i>	
Low-Complexity Parallel Syndrome Computation for BCH Decoders Based on Cyclotomic FFT	350
<i>Xinyuan Qiao, Keyue Deng, Yuxing Chen, Suwen Song, Zhongfeng Wang</i>	
A Reconfigurable Active-RC Filter with Variable Gain and an RC-Reused Tuning Circuit.....	355
<i>Shan Gao, Zhi-Jian Chen, Xiangfeng Sun, Siyuan Yang, Bin Li, Xiao-Ling Lin</i>	
A 50-Gb/s NRZ Receiver Targeting Low-Latency Multi-Chip Module Optical I/O in 45-nm SOI CMOS	360
<i>Yihong Li, Sikai Chen, Yunqi Yang, Qianli Ma, Ming Zhong, Ziyi Lin, Leliang Li, Guike Li, Zhao Zhang, Liyuan Liu, Jian Liu, Nanjian Wu, Yong Chen, Qi Peng, Nan Qi</i>	
❖ Intelligent Security Circuits and Systems	
Toward A Real-Time Elliptic Curve Cryptography-Based Facial Security System	364
<i>Tuy Tan Nguyen, Hanho Lee</i>	
❖ Digital Signal Processing	
An Eigen-decomposition Free Method for Computing Graph Fourier Transform Centrality.....	368
<i>Chien-Cheng Tseng, Su-Ling Lee</i>	
FPGA Implementation of Matrix Decomposition Based FIR Filter	374
<i>Hao Wang, Jianyang Yan</i>	
Time Skew Calibration for Time-Interleaved Analog-to-Digital Converters	378
<i>Min Hu, Pengxing Yi, Biting Lei, Wentao Lin</i>	
Design of Matrix Filter Using Discrete Cosine Transform and Path Graph	383
<i>Chien-Cheng Tseng, Su-Ling Lee</i>	
❖ Signal Processing, Control and Communications	
Low-Complexity Dynamic Single-Minimum Min-Sum Algorithm and Hardware Implementation for LDPC Codes	389
<i>Qinyuan Zhang, Suwen Song, Zhongfeng Wang</i>	
A High-speed Event-based Object Tracking with Heterogeneous Computing Hardware.....	394
<i>Chenyang Shi, Jing Jin, Boyi Wei, Yuzhen Li, Wenzhuo Li, Hanxiao Liu, Yibo Zhang, Shaobo Luo</i>	
Emotion Recognition of Physical Activities for Health Monitoring Using Machine Learning	400
<i>Kai Sun, Jihong Zhu, Jie Liang</i>	
3D Autonomous Navigation of UAVs: An Energy-Efficient and Collision-Free Deep Reinforcement Learning Approach	404
<i>Yubin Wang, Karnika Biswas, Liwen Zhang, Hakim Ghazzai, Yehia Massoud</i>	
Optimal Evasive Path Planning with Velocity Constraint.....	409
<i>Karnika Biswas, Hakim Ghazzai, Indrani Kar, Yehia Massoud</i>	
Thermometer Code of Log Mel-Frequency Spectral Coefficient for BNN-based Keyword Spotting System	414
<i>Yuzhong Jiao, Yiu Kei Li, Chi Hong Chan, Yun Li, Zhilin Ai</i>	

❖ Nonlinear Systems and Circuit Theory	
Fast Responsive Framework for Optimal Power Flow Analysis in Power System.....	419
<i>Xundong Gong, Jinyue Lu, Shaolei Zong, Ming Chen, Yongxiang Xia</i>	
Chaotic Sampling of Double Scroll Chaos for Digital Random Number Generation	424
<i>Onur Karatas, Kaya Demir, Salih Ergün</i>	
Autoencoder-based Anomaly Detection for Time Series Data in Complex Systems	428
<i>Xundong Gong, Shibo Liao, Fei Hu, Xiaoqing Hu, Chunshan Liu</i>	
Change Point Detection for Time Series Data in Complex Systems.....	434
<i>Xundong Gong, Jia Ma, Ming Chen, Shaolei Zong, Chunshan Liu</i>	
❖ Nanoelectronics, Devices and System Integration	
Bitwise Logical Operations in VCMA-MRAM	439
<i>Gulafshan Gulafshan, Rajat Kumar, Danial Khan, Selma Amara, Yehia Massoud</i>	
Quantum Efficiency Enhancement in Si Avalanche Photodiodes in the NIR Regime via Surface Texturing Towards Autonomous Driving Applications	444
<i>Yiyang Zhang, Tianyi Wang, Jun Lan, Wenhui Wang, Longyang Lin, Yida Li</i>	
Modeling of Sneaky Hardware Trojan Using Spin-orbit Torque Assisted Magnetic Tunnel Junction for High Speed Digital Circuits	449
<i>Rajat Kumar, Divyanshu Divyanshu, Danial Khan, Selma Amara, Yehia Massoud</i>	
Simulation of Gap Structure Optical Waveguide with Phase Change Materials.....	454
<i>Jinxuan Liang, Zhuoxuan Zhu, Yida Dong, Lei Lei, Yida Li, Mei Shen, X. D. Xiang</i>	
Logic Locking for Hardware Security Using Voltage-Gated Spin-orbit Torque Magnetic Tunnel Junction.....	458
<i>Divyanshu Divyanshu, Rajat Kumar, Danial Khan, Selma Amara, Yehia Massoud</i>	
❖ 5G and Beyond Technologies	
A 32dBm OOB-IIP ₃ BW-Extended 5G-NR Receiver with 4 th -Order Gain-Boosted N-path LNA	463
<i>Zhixiang Liu, Shiyu Wei, Gengzhen Qi, Pui-In Mak</i>	
A 300-GHz Wideband Injection Locked Frequency Quadrupler in 250-nm InP DHBT Technology	468
<i>Surajit Kumar Nath, Daekeun Yoon</i>	
❖ Electronic Design Automation	
A Hybrid Method for Signal Probability Estimation with Combinational Circuits	472
<i>Chunhong Chen, Suoyue Zhan</i>	
Hierarchical and Recursive Floorplanning Algorithm for NoC-Based Scalable Multi-Die FPGAs	476
<i>Jianwen Luo, Xinzhe Liu, Fupeng Chen, Yajun Ha</i>	
An Improved Multi-Objective Optimization Framework for Soft-Error Immune Circuits	481
<i>Shaohang Chu, Yan Li, Xu Cheng, Xiaoyang Zeng</i>	
❖ Education in Circuits and Systems	
“Fusion, Interaction, and Training”: Cultivating Innovative Leading Talents	485
<i>Hua Fan, Kaicong Dong, Xiuhua Xie, Quanyuan Feng, Qiang Hu</i>	
Implementation of a Training Computer Program for Circuit Analysis in the Time Domain.....	489
<i>Aleksandr Kornilov</i>	
❖ Energy Efficient Memory Computing Circuit and Architecture	
A Quantization Model Based on a Floating-point Computing-in-Memory Architecture.....	493
<i>Xi Chen, An Guo, Xinbing Xu, Xin Si, Jun Yang</i>	

RRAM Computing-in-Memory Using Transient Charge Transferring for Low-Power and Small-Latency AI Edge Inference ..	497
Linfang Wang, Junjie An, Wang Ye, Weizeng Li, Hanghang Gao, Yangu He, Jianfeng Gao, Jinshan Yue, Lingyan Fan, Chunmeng Dou	
A 22-nm FDSOI 8T SRAM Based Time-Domain CIM for Energy-Efficient DNN Accelerators.....	501
Yongliang Zhou, Zuo Cheng, Han Liu, Tianzhu Xiong, Bo Wang	
Pipelined Computing-in-Memory Macro with Computation-Memory Aware Technique.....	505
Liang Chang, Pan Zhao, Jun Zhou	
A 55nm 32Mb Digital Flash CIM Using Compressed LUT Multiplier and Low Power WL Voltage Trimming Scheme for AI Edge Inference	510
Hongyang Hu, Zi Wang, Xiaoxin Xu, Kai Xi, Kun Zhang, Junyu Zhang, Chunmeng Dou	
An Energy-Efficient Mixed-Bit ReRAM-based Computing-in-Memory CNN Accelerator with Fully Parallel Readout	515
Dingbang Liu, Wei Mao, Haoxiang Zhou, Jun Liu, Qiuping Wu, Haiqiao Hong, Hao Yu	
❖ Devices, Circuits and Systems Beyond Moore's Law	
A Reliable and Economical Test Method for Semiconductor Device Aging	520
Xinhuan Yang, Qianqian Sang, Chuanzheng Wang, Shuo Wang, Liang Wang, Yuanfu Zhao	
A Booth-based Digital Compute-In-Memory Macro for Processing Transformer Model	524
Zhongyuan Feng, Bo Wang, Zhaoyang Zhang, An Guo, Xin Si	
Total Dose and Single Event Effects on 16 Mbit Standalone Spin-Transfer Torque MRAM with 45nm CMOS Technology	528
Anni Cao, Xin Li, Liang Wang, Jianpeng Zhang, Chunliang Gou, Liquan Liu, Bi Wang, Xing Zhang, Yuanfu Zhao	
The Synergetic Effects of Total Ionizing Dose and High Temperature on 180 nm DSOI Technology	532
Xu Zhang, Fanyu Liu, Bo Li, Siyuan Chen, Yang Huang, Jiangjiang Li, Jian Jiao, Tianchun Ye, Jiajun Luo	
Design of Integrated Circuit Hard Defect Location System Based on Thermal Laser Stimulation	536
Wenjian Wu, Yingqi Ma, Minghui Cai	
❖ Application-specific AI inference on FPGAs	
Hardware-Aware Quantization for Multiplierless Neural Network Controllers	541
Tobias Habermann, Jonas Kühle, Martin Kumm, Anastasia Volkova	
FPGA Implementation of N-BEATS for Time Series Forecasting Using Block Minifloat Arithmetic	546
Wenjie Zhou, Haoyan Qi, David Boland, Philip H.W. Leong	
❖ RF/mmW/Sub-THz Circuits and Systems	
Frequency-Selective Limiting Using Automatic Gain Control of Stagger-Tuned N-Path Filters.....	551
M. Mahmudul Hasan Sajeeb, Loai G. Salem	
A 0.006-mm ² 6-to-20-Gb/s NRZ Bang-Bang Clock and Data Recovery Circuit with Dual-Path Loop	556
Zhaoyu Zhang, Xinyu Shen, Yixi Li, Guike Li, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu, Yong Chen, Zhao Zhang	
A 60-GHz CMOS Balanced Power Amplifier with Miniaturized Quadrature Hybrids Achieving 19.0-dBm Output Power and 24.4% Peak PAE	560
Zhiyang Zhang, Xi Wang, Yong Chen, Junyan Ren, Shunli Ma	
A 28GHz Current-mode Outphasing Power Amplifier with 23.3dBm Psat and 44.2% PAE in 40nm CMOS	565
Hao Wang, Zhongka Lin, Kaiming Zhong, Xiang Yi, Guangyin Feng, Yanjie Wang	
A 0.004-mm ² 0.7-V 31.654-μW BPSK Demodulator Incorporating Dual-Path Loop Self-Biased PLL	569
Yixi Li, Xinyu Shen, Zhaoyu Zhang, Guike Li, Tao Yin, Nan Qi, Jian Liu, Nanjian Wu, Liyuan Liu, Yong Chen, Zhao Zhang	
A 27-29.5GHz 6-Bit Phase Shifter with 0.67-1.5 degrees RMS Phase Error in 65nm CMOS	574
Qin Duan, Zhi-Jian Chen, Fengyuan Mao, Yu Zou, Bin Li, Guangyin Feng, Yanjie Wang, Xiao-Ling Lin	

❖ **Design for Test on Memory, Circuit, and Device**

Multi-type SRAM Test Structure with an Improved March LR Algorithm.....578

Xinshun Ning, Hongyong Yang, Mengdi Zhang, Yanji Wang, Ye Zhao, Shushan Qiao

Design of SEL Self-Recovery Hardness for 90nm COTS Devices Using R-C-S Network with DC-DC Converter583

Jindou Xin, Xiang Zhu, Yingqi Ma, Jianwei Han

Study on Single Event Burnout Effect for 18V LDMOS Based on 0.18 μ m Process Technology588

Langtao Chen, Xin Zhou, Ying Wang, Ying Kong, Rubin Xie, Ling Peng, Yantu Mo, Ming Qiao, Bo Zhang

❖ **Efficient Design for Post-Quantum Cryptography**

A High-Speed NTT-Based Polynomial Multiplication Accelerator with Vector Extension of RISC-V for Saber Algorithm592

Honglin Kuang, Yifan Zhao, Jun Han

A High Throughput and Configurable Pseudo-random Number Extension Generator for Lattice-based Post-quantum Cryptography596

Xiang Li, Dongsheng Liu, Ang Hu, Aobo Li, Shuo Yang, Jiahao Lu, Jianming Lei

Lightweight and Efficient Hardware Implementation for Saber Using NTT Multiplication601

Tianyu Xu, Yijun Cui, Dongsheng Liu, Chenghua Wang, Weiqiang Liu

High Efficient Architecture of Polynomial Multiplier with Variable Parameter Based on 2KNTT606

Hui-qin Li, Tao Chen, Ai-qing Wu, Chao-xing Xu, Wei Li, Long-mei Nan

Better Security Estimates for Approximate, IoT-Friendly R-LWE Cryptosystems611

Ruth O' Connor, Ayesha Khalid, Máire O'Neill, Weiqiang Liu

High-Speed and Low-Complexity Modular Reduction Design for CRYSTALS-Kyber616

Minghao Li, Jing Tian, Xiao Hu, Yuan Cao, Zhongfeng Wang

❖ **Author Index**