

# **2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD 2022)**

**San Diego, California, USA  
29 October – 3 November 2022**

**Pages 1-649**



**IEEE Catalog Number: CFP22CAD-POD  
ISBN: 979-8-3503-3595-8**

**Copyright © 2022, Association for Computing Machinery (ACM)  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22CAD-POD
ISBN (Print-On-Demand):	979-8-3503-3595-8
ISBN (Online):	978-1-4503-9217-4
ISSN:	1933-7760

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

## TABLE OF CONTENTS

Why Are Graph Neural Networks Effective for EDA Problems?.....	1
<i>Haoxing Ren, Siddhartha Nath, Yanqing Zhang, Hao Chen, Mingjie Liu</i>	
On Advancing Physical Design Using Graph Neural Networks (Invited Paper).....	9
<i>Yi-Chen Lu, Sung Kyu Lim</i>	
Applying GNNs to Timing Estimation at RTL : (Invited Paper).....	16
<i>Daniela Sánchez Lopera, Wolfgang Ecker</i>	
Embracing Graph Neural Networks for Hardware Security.....	24
<i>Lilas Alrahis, Satwik Patnaik, Muhammad Shafique, Ozgur Sinanoglu</i>	
Fine-Granular Computation and Data Layout Reorganization for Improving Locality .....	33
<i>Mahmut Kandemir, Xulong Tang, Jagadish Kotra, Mustafa Karakoy</i>	
An MLIR-Based Compiler Flow for System-Level Design and Hardware Acceleration.....	42
<i>Nicolas Bohm Agostini, Serena Curzel, Vinay Amatya, Cheng Tan, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, David Kaeli, Antonino Tumeo</i>	
Physics-Aware Differentiable Discrete Codesign for Diffractive Optical Neural Networks.....	51
<i>Yingjie Li, Ruiyang Chen, Weilu Gao, Cunxi Yu</i>	
Big-Little Chipleets for In-Memory Acceleration of DNNs: A Scalable Heterogeneous Architecture .....	60
<i>Gokul Krishnan, A. Alper Goksoy, Sumit K. Mandal, Zhenyu Wang, Chaitali Chakrabarti, Jae-Sun Seo, Umit Y. Ogras, Yu Cao</i>	
Attacks on Image Sensors .....	69
<i>Marilyn Wolf, Kruttidipta Samal</i>	
False Data Injection Attacks on Sensor Systems.....	75
<i>Dimitrios Serpanos</i>	
Stochastic Mixed-Signal Circuit Design for In-sensor Privacy : (Invited Paper).....	80
<i>Ningyuan Cao, Jianbo Liu, Boyang Cheng, Muya Chang</i>	
Sensor Security: Current Progress, Research Challenges, and Future Roadmap .....	89
<i>Anomadarshi Barua, Mohammad Abdullah Al Faruque</i>	
SpecPart: A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement .....	96
<i>Ismail Bustany, Andrew B. Kahng, Ioannis Koutis, Bodhisatta Pramanik, Zhiang Wang</i>	
HyperEF: Spectral Hypergraph Coarsening by Effective-Resistance Clustering.....	105
<i>Ali Aghdaei, Zhuo Feng</i>	
Design and Technology Co-Optimization Utilizing Multi-bit Flip-flop Cells.....	114
<i>Soomin Kim, Taewhan Kim</i>	
Transitive Closure Graph-Based Warpage-aware Floorplanning for Package Designs.....	121
<i>Yang Hsu, Min-Hsuan Chung, Yao-Wen Chang, Ci-Hong Lin</i>	
A Mixed Open-Source and Proprietary EDA Commons for Education and Prototyping : Invited Paper.....	128
<i>Andrew B. Kahng</i>	

SODA Synthesizer: An Open-Source, Multi-level, Modular, Extensible Compiler from High-level Frameworks to Silicon.....	134
<i>Nicolas Bohm Agostini, Ankur Limaye, Marco Minutoli, Vito Giovanni Castellana, Joseph Manzano, Antonino Tumeo, Serena Curzel</i>	
A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components : (Invited Paper).....	141
<i>Maico Cassel Dos Santos, Tianyu Jia, Martin Cochet, Karthik Swaminathan, Joseph Zuckerman, Paolo Mantovani, Davide Giri, Jeff Jun Zhang, Erik Jens Loscalzo, Gabriele Tombesi, Kevin Tien, Nandhini Chandramoorthy, John-David Wellman, David Brooks, Gu-yeon Wei, Kenneth Shepard, Luca P. Carloni, Pradip Bose</i>	
GraphRC: Accelerating Graph Processing on Dual-Addressing Memory with Vertex Merging.....	150
<i>Wei Cheng, Chun-Feng Wu, Yuan-Hao Chang, Ing-Chao Lin</i>	
Spatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters.....	159
<i>Matheus Cavalcante, Domenic Wüthrich, Matteo Perotti, Samuel Riedel, Luca Benini</i>	
Qilin: Enabling Performance Analysis and Optimization of Shared-Virtual Memory Systems with FPGA Accelerators .....	168
<i>Edward Richter, Deming Chen</i>	
ReSiPI: A Reconfigurable Silicon-Photonic 2.5D Chiplet Network with PCMs for Energy-Efficient Interposer Communication .....	177
<i>Ebadollah Taheri, Sudeep Pasricha, Mahdi Nikdast</i>	
Hardware IP Protection Against Confidentiality Attacks and Evolving Role of CAD Tool (Invited Paper) .....	186
<i>Swarup Bhunia, Amitabh Das, Saverio Fazzari, Vivian Kammler, David Kehlet, Jeyavijayan Rajendran, Ankur Srivastava</i>	
Pin Accessibility and Routing Congestion Aware DRC Hotspot Prediction Using Graph Neural Network and U-Net .....	194
<i>Kyeonghyeon Baek, Hyunbum Park, Suwan Kim, Kyumyung Choi, Taewhan Kim</i>	
A Novel Semi-Analytical Approach for Fast Electromigration Stress Analysis in Multi-Segment Interconnects .....	203
<i>Olympia Axelou, Nestor Evmorfopoulos, George Floros, George Stamoulis, Sachin S. Sapatnekar</i>	
HierPINN-EM: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnects Using Hierarchical Physics-informed Neural Network .....	210
<i>Wentian Jin, Liang Chen, Subed Lamichhane, Mohammadamir Kavousi, Sheldon X.-D. Tan</i>	
Sub-Resolution Assist Feature Generation with Reinforcement Learning and Transfer Learning.....	219
<i>Guan-Ting Liu, Wei-Chen Tai, Yi-Ting Lin, Iris Hui-Ru Jiang, James P. Shiely, Pu-Jen Cheng</i>	
Automatic Test Configuration and Pattern Generation (ATCPG) for Neuromorphic Chips.....	228
<i>I-Wei Chiu, Xin-Ping Chen, Jennifer Shueh-Inn Hu, James Chien-Mo Li</i>	
ScaleHD: Robust Brain-Inspired Hyperdimensional Computing Via Adaptive Scaling .....	235
<i>Sizhe Zhang, Mohsen Imani, Xun Jiao</i>	
Quantitative Verification and Design Space Exploration Under Uncertainty with Parametric Stochastic Contracts .....	244
<i>Chanwook Oh, Michele Lora, Pierluigi Nuzzo</i>	

Reliable Machine Learning for Wearable Activity Monitoring: Novel Algorithms and Theoretical Guarantees.....	253
<i>Dina Hussein, Taha Belkhouja, Ganapati Bhat, Janardhan Rao Doppa</i>	
Neurally-Inspired Hyperdimensional Classification for Efficient and Robust Biosignal Processing.....	262
<i>Yang Ni, Nicholas Lesica, Fan-Gang Zeng, Mohsen Imani</i>	
EVE: Environmental Adaptive Neural Network Models for Low-Power Energy Harvesting System.....	271
<i>Sahidul Islam, Shanglin Zhou, Ran Ran, Yu-Fang Jin, Wujie Wen, Caiwen Ding, Mimi Xie</i>	
Designing Energy-Efficient Decision Tree Memristor Crossbar Circuits Using Binary Classification Graphs .....	280
<i>Pranav Sinha, Sunny Raj</i>	
Fuse and Mix: MACAM-Enabled Analog Activation for Energy-Efficient Neural Acceleration .....	289
<i>Hanqing Zhu, Keren Zhu, Jiaqi Gu, Harrison Jin, Ray T. Chen, Jean Anne Incorvia, David Z. Pan</i>	
Aging-Aware Training for Printed Neuromorphic Circuits .....	298
<i>Haibin Zhao, Michael Hefenbrock, Michael Beigl, Mehdi B. Tahoori</i>	
Workload-Balanced Graph Attention Network Accelerator with Top-K Aggregation Candidates.....	307
<i>Naebeom Park, Daehyun Ahn, Jae-Joon Kim</i>	
Re <sup>2</sup> fresh: A Framework for Mitigating Read Disturbance in ReRAM-Based DNN Accelerators.....	316
<i>Hyein Shin, Myeonggu Kang, Lee-Sup Kim</i>	
FastStamp: Accelerating Neural Steganography and Digital Watermarking of Images on FPGAs.....	325
<i>Shehzeen Hussain, Nojan Sheybani, Paarth Neekhara, Xinqiao Zhang, Javier Duarte, Farinaz Koushanfar</i>	
GIA: A Reusable General Interposer Architecture for Agile Chiplet Integration .....	334
<i>Fuping Li, Ying Wang, Yuanqing Cheng, Yujie Wang, Yinhe Han, Huawei Li, Xiaowei Li</i>	
Accelerating Cache Coherence in Manycore Processor Through Silicon Photonic Chiplet .....	343
<i>Chengeng Li, Fan Jiang, Shixi Chen, Jiayu Zhang, Yinyi Liu, Yuxiang Fu, Jiang Xu</i>	
Re-LSM: A ReRAM-based Processing-in-Memory Framework for LSM-based Key-Value Store .....	352
<i>Qian Wei, Zhaoyan Shen, Yiheng Tong, Zhiping Jia, Lei Ju, Jiezhi Chen, Bingzhe Li</i>	
Hidden-ROM: A Compute-in-ROM Architecture to Deploy Large-Scale Neural Networks on Chip with Flexible and Scalable Post-Fabrication Task Transfer Capability .....	361
<i>Yining Chen, Guodong Yin, Mingyen Lee, Wenjiui Tang, Zekun Yang, Yongpan Liu, Huazhong Yang, Xueqing Li</i>	
DCIM-GCN: Digital Computing-in-Memory to Efficiently Accelerate Graph Convolutional Networks .....	370
<i>Yikan Qiu, Yufei Ma, Wentao Zhao, Meng Wu, Le Ye, Ru Huang</i>	
Hardware Computation Graph for DNN Accelerator Design Automation Without Inter-PU Templates.....	379
<i>Jun Li, Wei Wang, Wu-Jun Li</i>	
Dynamic Frequency Boosting Beyond Critical Path Delay .....	388
<i>Nikolaos Zompakis, Sotirios Xydīs</i>	

ASPPLN: Accelerated Symbolic Probability Propagation in Logic Network .....	396
<i>Weihua Xiao, Weikang Qian</i>	
A High-Precision Stochastic Solver for Steady-state Thermal Analysis with Fourier Heat Transfer Robin Boundary Conditions .....	405
<i>Longlong Yang, Cuiyang Ding, Changhao Yan, Dian Zhou, Xuan Zeng</i>	
Superfast Full-Scale GPU-Accelerated Global Routing.....	414
<i>Shiju Lin, Martin D. F. Wong</i>	
X-Check: GPU-Accelerated Design Rule Checking Via Parallel Sweep Algorithms .....	422
<i>Zhuolun He, Yuzhe Ma, Bei Yu</i>	
GPU-Accelerated Rectilinear Steiner Tree Generation .....	431
<i>Zizheng Guo, Feng Gu, Yibo Lin</i>	
HECTOR: A Multi-Level Intermediate Representation for Hardware Synthesis Methodologies .....	440
<i>Ruifan Xu, Youwei Xiao, Jin Luo, Yun Liang</i>	
QCIR: Pattern Matching Based Universal Quantum Circuit Rewriting Framework .....	449
<i>Mingyu Chen, Yu Zhang, Yongshang Li, Zhen Wang, Jun Li, Xiangyang Li</i>	
Batch Sequential Black-Box Optimization with Embedding Alignment Cells for Logic Synthesis .....	457
<i>Chang Feng, Wenlong Lyu, Zhitang Chen, Junjie Ye, Mingxuan Yuan, Jianye Hao</i>	
Heterogeneous Graph Neural Network-Based Imitation Learning for Gate Sizing Acceleration .....	466
<i>Xinyi Zhou, Junjie Ye, Chak-Wa Pui, Kun Shao, Guangliang Zhang, Bin Wang, Jianye Hao, Guangyong Chen, Pheng Ann Heng</i>	
NASA: Neural Architecture Search and Acceleration for Hardware Inspired Hybrid Networks .....	475
<i>Huihong Shi, Haoran You, Yang Zhao, Zhongfeng Wang, Yingyan Lin</i>	
Personalized Heterogeneity-Aware Federated Search Towards Better Accuracy and Energy Efficiency .....	484
<i>Zhao Yang, Qingshuang Sun</i>	
Towards High Performance and Accurate BNN Inference on FPGA with Structured Fine-Grained Pruning .....	493
<i>Keqi Fu, Zhi Qi, Jiaxuan Cai, Xulong Shi</i>	
Towards High-Quality CGRA Mapping with Graph Neural Networks and Reinforcement Learning .....	502
<i>Yan Zhuang, Zhihao Zhang, Dajiang Liu</i>	
Attack Directories on ARM big.LITTLE Processors .....	511
<i>Zili Kou, Sharad Sinha, Wenjian He, Wei Zhang</i>	
AntiSIFA-CAD: A Framework to Thwart SIFA at the Layout Level .....	520
<i>Rajat Sadhukhan, Sayandeep Saha, Debdeep Mukhopadhyay</i>	
A Stochastic Approach to Handle Non-Determinism in Deep Learning-Based Design Rule Violation Predictions .....	529
<i>Rongjian Liang, Hua Xiang, Jinwook Jung, Jiang Hu, Gi-Joon Nam</i>	
Obstacle-Avoiding Multiple Redistribution Layer Routing with Irregular Structures .....	537
<i>Yen-Ting Chen, Yao-Wen Chang</i>	

TAG: Learning Circuit Spatial Embedding from Layouts.....	543
<i>Keren Zhu, Hao Chen, Walker J. Turner, George F. Kokai, Po-Hsuan Wei, David Z. Pan, Haoxing Ren</i>	
PowerTouch: A Security Objective-Guided Automation Framework for Generating Wired Ghost Touch Attacks on Touchscreens.....	552
<i>Huifeng Zhu, Zhiyuan Yu, Weidong Cao, Ning Zhang, Xuan Zhang</i>	
A Combined Logical and Physical Attack on Logic Obfuscation .....	561
<i>Michael Zuzak, Yuntao Liu, Isaac McDaniel, Ankur Srivastava</i>	
A Pragmatic Methodology for Blind Hardware Trojan Insertion in Finalized Layouts.....	570
<i>Alexander Hepp, Tiago Perez, Samuel Pagliarini, Georg Sigl</i>	
Polynomial Formal Verification: Ensuring Correctness Under Resource Constraints : (Invited Paper) .....	579
<i>Rolf Drechsler, Alireza Mahzoon</i>	
Arjun: An Efficient Independent Support Computation Technique and Its Applications to Counting and Sampling.....	588
<i>Mate Soos, Kuldeep S. Meel</i>	
Compositional Verification Using a Formal Component and Interface Specification.....	597
<i>Yue Xing, Huaixi Lu, Aarti Gupta, Sharad Malik</i>	
Usage-Based RTL Subsetting for Hardware Accelerators .....	606
<i>Qinhan Tan, Aarti Gupta, Sharad Malik</i>	
TransSizer: A Novel Transformer-Based Fast Gate Sizer.....	615
<i>Siddhartha Nath, Geraldo Pradipta, Corey Hu, Tian Yang, Bruce Khailany, Haoxing Ren</i>	
Generation of Mixed-Driving Multi-Bit Flip-Flops for Power Optimization.....	624
<i>Meng-Yun Liu, Yu-Cheng Lai, Wai-Kei Mak, Ting-Chi Wang</i>	
DEEP: Developing Extremely Efficient Runtime On-Chip Power Meters .....	633
<i>Zhiyao Xie, Shiyu Li, Mingyuan Ma, Chen-Chia Chang, Jingyu Pan, Yiran Chen, Jiang Hu</i>	
ReD-LUT: Reconfigurable In-DRAM LUTs Enabling Massive Parallel Computation .....	642
<i>Ranyang Zhou, Arman Roohi, Durga Misra, Shaahin Angizi</i>	
Sparse-T: Hardware Accelerator Thread for Unstructured Sparse Data Processing.....	650
<i>Pranathi Vasireddy, Krishna Kavi, Gayatri Mehta</i>	
Sound Source Localization Using Stochastic Computing .....	658
<i>Peter Schober, Seyedeh Newsha Estiri, Sercan Aygun, Nima Taherinejad, M. Hassan Najafi</i>	
Approximate Computing and the Efficient Machine Learning Expedition .....	667
<i>Jörg Henkel, Hai Li, Anand Raghunathan, Mehdi B. Tahoori, Swagath Venkataramani, Xiaoxuan Yang, Georgios Zervakis</i>	
ObfuNAS: A Neural Architecture Search-Based DNN Obfuscation Approach.....	676
<i>Tong Zhou, Shaolei Ren, Xiaolin Xu</i>	
Deep Learning Toolkit-Accelerated Analytical Co-optimization of CNN Hardware and Dataflow .....	685
<i>Rongjian Liang, Jianfeng Song, Yuan Bo, Jiang Hu</i>	

HD Torch: Accelerating Hyperdimensional Computing with GP-GPUs for Design Space Exploration .....	694
<i>William Andrew Simon, Una Pale, Tomas Teijeiro, David Aienza</i>	
DARL: Distributed Reconfigurable Accelerator for Hyperdimensional Reinforcement Learning .....	702
<i>Hanning Chen, Mariam Issa, Yang Ni, Mohsen Imani</i>	
Temporal Vectorization: A Compiler Approach to Automatic Multi-Pumping.....	711
<i>Carl-Johannes Johnsen, Tiziano De Matteis, Tal Ben-Nun, Johannes De Fine Licht, Torsten Hoefler</i>	
ISSA: Input-Skippable, Set-Associative Computing-in-Memory (SA-CIM) Architecture for Neural Network Accelerators .....	720
<i>Yun-Chen Lo, Chih-Chen Yeh, Jun-Shen Wu, Chia-Chun Wang, Yu-Chih Tsai, Wen-Chien Ting, Ren-Shuo Liu</i>	
Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?.....	729
<i>Zheyu Yan, Xiaobo Sharon Hu, Yiyu Shi</i>	
Language Equation Solving Via Boolean Automata Manipulation .....	738
<i>Wan-Hsuan Lin, Chia-Hsuan Su, Jie-Hong R. Jiang</i>	
How Good is Your Verilog RTL Code? a Quick Answer from Machine Learning.....	747
<i>Prianka Sengupta, Aakash Tyagi, Yiran Chen, Jiang Hu</i>	
Logic Synthesis for Digital In-Memory Computing.....	756
<i>Muhammad Rashedul Haq Rashed, Sumit Kumar Jha, Rickard Ewetz</i>	
Design Space and Memory Technology Co-Exploration for In-Memory Computing Based Machine Learning Accelerators.....	765
<i>Kang He, Indranil Chakraborty, Cheng Wang, Kaushik Roy</i>	
Overview of 2022 CAD Contest at ICCAD .....	774
<i>Yu-Guang Chen, Chun-Yao Wang, Tsung-Wei Huang, Takashi Sato</i>	
2022 CAD Contest Problem A: Learning Arithmetic Operations from Gate-Level Circuit.....	777
<i>Chung-Han Chou, Chih-Jen Jacky Hsu, Chi-An Rocky Wu, Kuan-Hua Tu</i>	
2022 ICCAD CAD Contest Problem B: 3D Placement with D2D Vertical Connections.....	781
<i>Kai-Shun Hu, I-Jye Lin, Yu-Hui Huang, Hao-Yu Chi, Yi-Hsuan Wu, Chin-Fang Cindy Shen</i>	
2022 ICCAD CAD Contest Problem C: Microarchitecture Design Space Exploration .....	786
<i>Sicheng Li, Chen Bai, Xuechao Wei, Bizhao Shi, Yen-Kuang Chen, Yuan Xie</i>	
IEEE CEDA DATC: Expanding Research Foundations for IC Physical Design and ML-Enabled EDA.....	793
<i>Jinwook Jung, Andrew B. Kahng, Ravi Varadarajan, Zhiang Wang</i>	
Inhale: Enabling High-Performance and Energy-Efficient In-SRAM Cryptographic Hash for IoT .....	801
<i>Jingyao Zhang, Elaheh Sadredini</i>	
Accelerating N-Bit Operations Over TFHE on Commodity CPU-FPGA .....	810
<i>Kevin Nam, Hyunyoung Oh, Hyungon Moon, Yunheung Paek</i>	
Fast and Compact Interleaved Modular Multiplication Based on Carry Save Addition.....	819
<i>Oleg Mazonka, Eduardo Chielle, Deepraj Soni, Michail Maniatakos</i>	



Accelerating Fully Homomorphic Encryption by Bridging Modular and Bit-Level Arithmetic.....	828
<i>Eduardo Chielle, Oleg Mazonka, Homer Gamil, Michail Maniatakos</i>	
A Reconfigurable Hardware Library for Robot Scene Perception .....	837
<i>Yanqi Liu, Anthony Opipari, Odest Chadwicke Jenkins, R. Iris Bahar</i>	
Analyzing and Improving Resilience and Robustness of Autonomous Systems (Invited Paper).....	846
<i>Zishen Wan, Karthik Swaminathan, Pin-Yu Chen, Nandhini Chandramoorthy, Arijit Raychowdhury</i>	
Factor Graph Accelerator for LiDAR-Inertial Odometry (Invited Paper) .....	855
<i>Yuhui Hao, Bo Yu, Qiang Liu, Shaoshan Liu, Yuhao Zhu</i>	
Hardware Architecture of Graph Neural Network-Enabled Motion Planner (Invited Paper).....	862
<i>Lingyi Huang, Xiao Zang, Yu Gong, Bo Yuan</i>	
A Robust Quantum Layout Synthesis Algorithm with a Qubit Mapping Checker .....	869
<i>Tsou-An Wu, Yun-Jhe Jiang, Shao-Yun Fang</i>	
Reinforcement Learning and DEAR Framework for Solving the Qubit Mapping Problem.....	878
<i>Ching-Yao Huang, Chi-Hsiang Lien, Wai-Kei Mak</i>	
Qubit Mapping for Reconfigurable Atom Arrays .....	887
<i>Bochen Tan, Dolev Bluvstein, Mikhail D. Lukin, Jason Cong</i>	
MCQA: Multi-Constraint Qubit Allocation for Near-FTQC Device.....	896
<i>Sunghye Park, Dohun Kim, Jae-Yoon Sim, Seokhyeong Kang</i>	
Smart Scissor: Coupling Spatial Redundancy Reduction and CNN Compression for Embedded Hardware .....	905
<i>Hao Kong, Di Liu, Shuo Huai, Xiangzhong Luo, Weichen Liu, Ravi Subramaniam, Christian Makaya, Qian Lin</i>	
SHAPE: Scheduling of Fixed-Priority Tasks on Heterogeneous Architectures with Multiple CPUs and Many PEs.....	914
<i>Yuankai Xu, Tiancheng He, Ruiqi Sun, Yehan Ma, Yier Jin, An Zou</i>	
On Minimizing the Read Latency of Flash Memory to Preserve Inter-Tree Locality in Random Forest.....	923
<i>Yu-Cheng Lin, Yu-Pei Liang, Tseng-Yi Chen, Yuan-Hao Chang, Shuo-Han Chen, Wei-Kuan Shih</i>	
Numerically-Stable and Highly-Scalable Parallel LU Factorization for Circuit Simulation.....	932
<i>Xiaoming Chen</i>	
EI-MOR: A Hybrid Exponential Integrator and Model Order Reduction Approach for Transient Power/Ground Network Analysis .....	941
<i>Cong Wang, Dongen Yang, Quan Chen</i>	
Multi-Package Co-Design for Chiplet Integration.....	949
<i>Zhen Zhuang, Bei Yu, Kai-Yuan Chao, Tsung-Yi Ho</i>	
Gzippo: Highly-Compact Processing-In-Memory Graph Accelerator Alleviating Sparsity and Redundancy .....	958
<i>Xing Li, Rachata Ausavarungnirun, Xiao Liu, Xueyuan Liu, Xuan Zhang, Heng Lu, Zhuoran Song, Naifeng Jing, Xiaoyao Liang</i>	

CoMUX: Combinatorial-Coding-Based High-Performance Microfluidic Control Multiplexer Design.....	967
<i>Siyuan Liang, Mengchu Li, Tsun-Ming Tseng, Ulf Schlichtmann, Tsung-Yi Ho</i>	
Exploiting Uniform Spatial Distribution to Design Efficient Random Number Source for Stochastic Computing.....	976
<i>Kuncai Zhong, Zexi Li, Haoran Jin, Weikang Qian</i>	
A Novel Blockage-Avoiding Macro Placement Approach for 3D ICs Based on POCS.....	985
<i>Jai-Ming Lin, Po-Chen Lu, Heng-Yu Lin, Jia-Ting Tsai</i>	
Routability-Driven Analytical Placement with Precise Penalty Models for Large-Scale 3D ICs .....	992
<i>Jai-Ming Lin, Hao-Yuan Hsieh, Hsuan Kung, Hao-Jia Lin</i>	
Quantum Machine Learning for Material Synthesis and Hardware Security (Invited Paper) .....	1000
<i>Collin Beaudoin, Satwik Kundu, Rasit Onur Topaloglu, Swaroop Ghosh</i>	
Quantum Machine Learning Applications in High-Energy Physics (Invited Paper) .....	1007
<i>Andrea Delgado, Kathleen E. Hamilton</i>	
DeePEB: A Neural Partial Differential Equation Solver for Post Exposure Baking Simulation in Lithography .....	1012
<i>Qipan Wang, Xiaohan Gao, Yibo Lin, Runsheng Wang, Ru Huang</i>	
AdaOPC: A Self-Adaptive Mask Optimization Framework for Real Design Patterns.....	1021
<i>Wenqian Zhao, Xufeng Yao, Ziyang Yu, Guojin Chen, Yuzhe Ma, Bei Yu, Martin D. F. Wong</i>	
LayoutTransformer: Generating Layout Patterns with Transformer Via Sequential Pattern Modeling.....	1030
<i>Liangjian Wen, Yi Zhu, Lei Ye, Guojin Chen, Bei Yu, Jianzhuang Liu, Chunjing Xu</i>	
WaferHSL: Wafer Failure Pattern Classification with Efficient Human-Like Staged Learning.....	1039
<i>Qijing Wang, Martin D. F. Wong</i>	
Combining BMC and Complementary Approximate Reachability to Accelerate Bug-Finding .....	1047
<i>Xiaoyu Zhang, Shengping Xiao, Jianwen Li, Geguang Pu, Ofer Strichman</i>	
Equivalence Checking of Dynamic Quantum Circuits.....	1056
<i>Xin Hong, Yuan Feng, Sanjiang Li, Mingsheng Ying</i>	
ATLAS: A Two-Level Layer-Aware Scheme for Routing with Cell Movement .....	1064
<i>Xinshi Zang, Fangzhou Wang, Jinwei Liu, Martin D. F. Wong</i>	
A Robust Global Routing Engine with High-Accuracy Cell Movement Under Advanced Constraints.....	1071
<i>Ziran Zhu, Fuheng Shen, Yangjie Mei, Zhipeng Huang, Jianli Chen, Jun Yang</i>	
Securing Hardware Through Reconfigurable Nano-Structures (Invited Paper) .....	1080
<i>Nima Kavand, Armin Darjani, Shubham Rai, Akash Kumar</i>	
Reconfigurable Logic for Hardware IP Protection: Opportunities and Challenges (Invited Paper) .....	1087
<i>Luca Collini, Benjamin Tan, Christian Pilato, Ramesh Karri</i>	
RT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering .....	1094
<i>Chaojian Li, Sixu Li, Yang Zhao, Wenbo Zhu, Yingyan Lin</i>	

All-In-One: A Highly Representative DNN Pruning Framework for Edge Devices with Dynamic Power Management .....	1103
<i>Yifan Gong, Zheng Zhan, Pu Zhao, Yushu Wu, Chao Wu, Caiwen Ding, Weiwen Jiang, Minghai Qin, Yanzhi Wang</i>	
Robustify ML-Based Lithography Hotspot Detectors .....	1112
<i>Jingyu Pan, Chen-Chia Chang, Zhiyao Xie, Jiang Hu, Yiran Chen</i>	
Associative Memory Based Experience Replay for Deep Reinforcement Learning .....	1119
<i>Mengyuan Li, Arman Kazemi, Ann Franchesca Laguna, X. Sharon Hu</i>	
TorchQuantum Case Study for Robust Quantum Circuits (Invited Paper) .....	1128
<i>Hanrui Wang, Zhiding Liang, Jiaqi Gu, Zirui Li, Yongshan Ding, Weiwen Jiang, Yiyu Shi, David Z. Pan, Frederic T. Chong, Song Han</i>	
COSIME: FeFET Based Associative Memory for In-Memory Cosine Similarity Search .....	1137
<i>Che-Kai Liu, Haobang Chen, Mohsen Imani, Kai Ni, Arman Kazemi, Ann Franchesca Laguna, Michael Niemier, Xiaobo Sharon Hu, Liang Zhao, Cheng Zhuo, Xunzhao Yin</i>	
DynaPAT: A Dynamic Pattern-Aware Encoding Technique for Robust MLC PCM-Based Deep Neural Networks .....	1146
<i>Thai-Hoang Nguyen, Muhammad Imran, Joon-Sung Yang</i>	
Graph Neural Networks for Idling Error Mitigation .....	1155
<i>Vedika Servanan, Samah Mohamed Saeed</i>	
Quantum Neural Network Compression .....	1164
<i>Zhirui Hu, Peiyan Dong, Zhepeng Wang, Youzuo Lin, Yanzhi Wang, Weiwen Jiang</i>	
Squeezing Accumulators in Binary Neural Networks for Extremely Resource-Constrained Applications .....	1173
<i>Azat Azamat, Jaewoo Park, Jongeun Lee</i>	
WSQ-AdderNet: Efficient Weight Standardization Based Quantized AdderNet FPGA Accelerator Design with High-Density INT8 DSP-LUT Co-Packing Optimization .....	1180
<i>Yunxiang Zhang, Biao Sun, Weixiong Jiang, Yajun Ha, Miao Hu, Wenfeng Zhao</i>	
Low-Cost 7T-SRAM Compute-In-Memory Design Based on Bit-Line Charge-Sharing Based Analog-To-Digital Conversion .....	1189
<i>Kyeongho Lee, Joonhyung Kim, Jongsun Park</i>	
Speculative Load Forwarding Attack on Modern Processors .....	1197
<i>Hasini Witharana, Prabhat Mishra</i>	
Fast, Robust and Accurate Detection of Cache-Based Spectre Attack Phases .....	1206
<i>Arash Pashrashid, Ali Hajiabadi, Trevor E. Carlson</i>	
CASU: Compromise Avoidance Via Secure Update for Low-End Embedded Systems .....	1215
<i>Ivan De Oliveira Nunes, Sashidhar Jakkamsetti, Youngil Kim, Gene Tsudik</i>	
Technology Mapping of Genetic Circuits: from Optimal to Fast Solutions .....	1224
<i>Tobias Schwarz, Christian Hochberger</i>	
DaS: Implementing Dense Ising Machines Using Sparse Resistive Networks .....	1232
<i>Naomi Sagan, Jaijeet Roychowdhury</i>	

QuBRIM: A CMOS Compatible Resistively-Coupled Ising Machine with Quantized Nodal Interactions .....	1241
<i>Yiqiao Zhang, Uday Kumar Reddy Vengalam, Anshujit Sharma, Michael Huang, Zeljko Ignjatovic</i>	
Combining Gradients and Probabilities for Heterogeneous Approximation of Neural Networks .....	1249
<i>Elias Trommer, Bernd Waschneck, Akash Kumar</i>	
Tunable Precision Control for Approximate Image Filtering in an In-Memory Architecture with Embedded Neurons .....	1257
<i>Ayushi Dube, Ankit Wagle, Gian Singh, Sarma Vrudhula</i>	
AppGNN: Approximation-Aware Functional Reverse Engineering Using Graph Neural Networks .....	1266
<i>Tim Bücher, Lilas Alrahis, Guilherme Paim, Sergio Bampi, Ozgur Sinanoglu, Hussam Amrouch</i>	
SeproX: Sequence-Based Approximations for Compressing Ultra-Low Precision Deep Neural Networks .....	1275
<i>Aradhana Mohan Parvathy, Sarada Krithivasan, Sanchari Sen, Anand Raghunathan</i>	
Evaluating the Security of eFPGA-Based Redaction Algorithms .....	1284
<i>Amin Rezaei, Raheel Afsharmazayejani, Jordan Maynard</i>	
An Approach to Unlocking Cyclic Logic Locking - LOOPLock 2.0 .....	1291
<i>Pei-Pei Chen, Xiang-Min Yang, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang</i>	
Garbled EDA: Privacy Preserving Electronic Design Automation .....	1298
<i>Mohammad Hashemi, Steffi Roy, Fatemeh Ganji, Domenic Forte</i>	
Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design .....	1307
<i>Baleegh Ahmad, Wei-Kai Liu, Luca Collini, Hammond Pearce, Jason M. Fung, Jonathan Valamehr, Mohammad Bidmeshki, Piotr Sapiecha, Steve Brown, Krishnendu Chakrabarty, Ramesh Karri, Benjamin Tan</i>	
Reliable Computing of ReRAM Based Compute-In-Memory Circuits for AI Edge Devices .....	1316
<i>Meng-Fan Chang, Je-Ming Hung, Ping-Cheng Chen, Tai-Hao Wen</i>	
Fault-Tolerant Deep Learning Using Regularization.....	1322
<i>Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande</i>	
Machine Learning for Testing Machine-Learning Hardware: A Virtuous Cycle* .....	1328
<i>Arjun Chaudhuri, Jonti Talukdar, Krishnendu Chakrabarty</i>	
Observation Point Insertion Using Deep Learning(Invited Paper) .....	1334
<i>Bonita Bhaskaran, Sanmitra Banerjee, Kaushik Narayanun, Shao-Chun Hung, Seyed Nima Mozaffari Mojaveri, Mengyun Liu, Gang Chen, Tung-Che Liang</i>	
ROMANUS: Robust Task Offloading in Modular Multi-Sensor Autonomous Driving Systems .....	1342
<i>Luke Chen, Mohanad Odema, Mohammad Abdullah Al Faruque</i>	
ModelMap: A Model-Based Multi-domain Application Framework for Centralized Automotive Systems.....	1350
<i>Soham Sinha, Anam Farrukh, Richard West</i>	
INDENT: Incremental Online Decision Tree Training for Domain-Specific Systems-on-Chip.....	1359
<i>Anish Krishnakumar, Radu Marculescu, Umit Ogras</i>	
SGIRR: Sparse Graph Index Remapping for ReRAM Crossbar Operation Unit and Power Optimization* .....	1368
<i>Cheng-Yuan Wang, Yao-Wen Chang, Yuan-Hao Chang</i>	

## Author Index