

2022 32nd International Conference on Field-Programmable Logic and Applications (FPL 2022)

**Belfast, United Kingdom
29 August – 2 September 2022**



**IEEE Catalog Number: CFP22623-POD
ISBN: 978-1-6654-7391-0**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22623-POD
ISBN (Print-On-Demand):	978-1-6654-7391-0
ISBN (Online):	978-1-6654-7390-3
ISSN:	1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 32nd International Conference on Field- Programmable Logic and Applications (FPL) **FPL 2022**

Table of Contents

Preface	xv
Message from the FPL Steering Committee	xvi
Message from the PhD Forum and Demo Night Chairs	xvii
Committee Members	xviii
Keynotes	xxiii
Workshops and Tutorials	xxvii
Demos and PhD Forum	xxx
Sponsors	xxxviii

Accelerators I

Accurate, Low-Latency, Efficient SAR Automatic Target Recognition on FPGA	1
<i>Bingyi Zhang (University of Southern California), Rajgopal Kannan (DEVCOM US Army Research Lab), Viktor Prasanna (University of Southern California), and Carl Busart (DEVCOM US Army Research Lab)</i>	
BunchBloomer: Cost-Effective Bloom Filter Accelerator for Genomics Applications	9
<i>Seongyoung Kang (University of California), Tarun Sai Ganesh Nerella (University of California), Shashank Uppoor (University of California), and Sang-Woo Jun (University of California)</i>	
TRAC: Compilation-Based Design of Transformer Accelerators for FPGAs	17
<i>Patrick Plagwitz (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Frank Hannig (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany)</i>	
GraphScale: Scalable Bandwidth-Efficient Graph Processing on FPGAs	24
<i>Jonas Dann (SAP SE and Heidelberg University, Germany), Daniel Ritter (SAP SE, Germany), and Holger Fröning (Heidelberg University, Germany)</i>	

Accelerators II

Ultra-Flow: An Ultra-Fast and High-Quality Optical Flow Accelerator with Deep Feature Matching on FPGA	33
<i>Ling Yehua (Sun Yat-sen University, China), Yan Yuanxing (Sun Yat-sen University, China), Huang Kai (Sun Yat-sen University, China; Peng Cheng Laboratory, China), and Chen Gang (Sun Yat-sen University, China; Peng Cheng Laboratory, China)</i>	
Resource Optimal Squarers for FPGAs	40
<i>Andreas Böttcher (Fulda University of Applied Science, Germany), Martin Kumm (Fulda University of Applied Science, Germany), and Florent de Dinechin (Univ Lyon, INSA Lyon, Inria, CITI, France)</i>	
Synthesized In-BRAM Garbage Collection for Accelerators with Immutable Memory	47
<i>Martha Barker (Columbia University, USA), Stephen A. Edwards (Columbia University, USA), and Martha A. Kim (Columbia University, USA)</i>	

Reconfigurable Computing

Virtualization of Reconfigurable Mixed-Criticality Systems	54
<i>Cornelia Wulf (Technische Universitaet Dresden, Germany), Najdet Charaf (Technische Universitaet Dresden, Germany), and Diana Goehringer (Technische Universitaet Dresden, Germany)</i>	
TRAM: An Open-Source Template-Based Reconfigurable Architecture Modeling Framework	61
<i>Yunhui Qiu (Fudan University, China), Yuhang Cao (Fudan University, China), Yuan Dai (Fudan University, China), Wenbo Yin (Fudan University, China), and Lingli Wang (Fudan University, China)</i>	
HiPR: High-Level Partial Reconfiguration for Fast Incremental FPGA Compilation	70
<i>Yuanlong Xiao (University of Pennsylvania, USA), Aditya Hota (University of Pennsylvania, USA), Dongjoon Park (University of Pennsylvania, USA), and Andre' DeHon (University of Pennsylvania, USA)</i>	

Accelerators III

TD3lite: FPGA Acceleration of Reinforcement Learning with Structural and Representation Optimizations	79
<i>Chan-Wei Hu (Texas A&M University), Jiang Hu (Texas A&M University), and Sunil Khatri (Texas A&M University)</i>	
A Flexible Real-Time Stereo Vision Architecture for Multiple Data Streams with Runtime Configurable Parameters	86
<i>Zhaoteng Meng (Institute of Automation, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Lin Shu (Institute of Automation, Chinese Academy of Sciences, China; Guangdong Institute of Artificial Intelligence and Advanced Computing, China), and Jie Hao (Institute of Automation, Chinese Academy of Sciences, China; Guangdong Institute of Artificial Intelligence and Advanced Computing, China)</i>	

Real-Time Waveform Matching with a Digitizer at 10 GS/s	94
<i>Jens Trautmann (Friedrich-Alexander-Universität Erlangen-Nürnberg), Nikolaos Patsiatzis (Friedrich-Alexander-Universität Erlangen-Nürnberg), Andreas Becher (Technische Universität Ilmenau), Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg), and Stefan Wildermann (Friedrich-Alexander-Universität Erlangen-Nürnberg)</i>	
Optimized Mappings for Symmetric Range-Limited Molecular Force Calculations on FPGAs	101
<i>Chunshu Wu (Boston University), Sahan Bandara (Boston University), Tong Geng (Boston University; University of Rochester), Anqi Guo (Boston University), Pouya Haghi (Boston University), Vipin Sachdeva (Roivant Sciences), Woody Sherman (Roivant Sciences), and Martin Herbordt (Boston University)</i>	

Posters I

Auto-ViT-Acc: An FPGA-Aware Automatic Acceleration Framework for Vision Transformer with Mixed-Scheme Quantization	109
<i>Zhengang Li (Northeastern University), Mengshu Sun (Northeastern University), Alec Lu (Simon Fraser University), Haoyu Ma (University of California), Geng Yuan (Northeastern University), Yanyue Xie (Northeastern University), Hao Tang (ETH Zurich), Yanyu Li (Northeastern University), Miriam Leeser (Northeastern University), Zhangyang Wang (The University of Texas), Xue Lin (Northeastern University), and Zhenman Fang (Simon Fraser University)</i>	
Reduction of Bitstream Size for Low-Cost iCE40 FPGAs	117
<i>Clemens Fritsch (Leipzig University, Germany), Jörn Hoffmann (Leipzig University, Germany), and Martin Bogdan (Leipzig University, Germany)</i>	
A-U3D: A Unified 2D/3D CNN Accelerator on the Versal Platform for Disparity Estimation	123
<i>Tianyu Zhang (AMD), Dong Li (AMD), Hong Wang (AMD), Yunzhi Li (AMD), Xiang Ma (AMD), Wei Luo (AMD), Yu Wang (AMD), Yang Huang (AMD), Yi Li (AMD), Yu Zhang (AMD), Xinlin Yang (AMD), Xijie Jia (AMD), Qiang Lin (AMD), Lu Tian (AMD), Fan Jiang (AMD), Dongliang Xie (AMD), Hong Luo (AMD), and Yi Shan (AMD)</i>	
FPGA Roofline Modeling and its Application to Visual SLAM	130
<i>Ioanna-Maria Panagou (University of Thessaly, Greece), Maria-Rafaela Gkeka (University of Thessaly, Greece), Alexandros Patras (University of Thessaly, Greece), Spyros Lalis (University of Thessaly, Greece), Christos D. Antonopoulos (University of Thessaly, Greece), and Nikolaos Bellas (University of Thessaly, Greece)</i>	
The Design Method of Logic Circuits Based on the Voltage-Input Enhanced Scouting Logic Gates	136
<i>Fan Liu (Peking University, China), Sunrui Zhang (Peking University, China), and Xiaole Cui (Peking University, China)</i>	
Optimizing Application Mapping for Multi-FPGA Systems with Multi-Ejection STDN Switches ...	143
<i>Kohei Ito (Keio University, Japan), Ryota Yasudo (Kyoto University, Japan), and Hideharu Amano (Keio University, Japan)</i>	

Reducing FPGA Memory Footprint of Stencil Codes through Automatic Extraction of Memory Patterns	148
<i>Robert Szafarczyk (University of Glasgow, UK), Syed Waqar Nabi (University of Glasgow, UK), and Wim Vanderbauwhede (University of Glasgow, UK)</i>	
Model-Based Generation of Hardware/Software Architectures for Robotics Systems	153
<i>Ariel Podlubne (Chair of Adaptive Dynamic Systems, Technische Universität Dresden, Germany; Technische Universität Dresden, Germany), Johannes Mey (Chair of Software Technology, Technische Universität Dresden, Germany), Sergio Pertuz (Chair of Adaptive Dynamic Systems, Technische Universität Dresden, Germany), Uwe Aßmann (Chair of Software Technology, Technische Universität Dresden, Germany; Technische Universität Dresden, Germany), and Diana Göhringer (Chair of Adaptive Dynamic Systems, Technische Universität Dresden, Germany; Technische Universität Dresden, Germany)</i>	
DSP-Packing: Squeezing Low-Precision Arithmetic into FPGA DSP Blocks	160
<i>Jan Sommer (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), M. Akif Özkan (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Oliver Keszocze (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany)</i>	

FPGA Design

Auto-Tuning of Raw Filters for FPGAs	167
<i>Tobias Hahn (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), Stefan Wildermann (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany)</i>	
Accelerating Monte-Carlo Tree Search on CPU-FPGA Heterogeneous Platform	176
<i>Yuan Meng (University of Southern California), Rajgopal Kannan (US Army Research Lab), and Viktor Prasanna (University of Southern California)</i>	
DeLiBA: An Open-Source Hardware/Software Framework for the Development of Linux Block I/O Accelerators	183
<i>Babar Khan (Embedded Systems and Applications Group, Technical University of Darmstadt, Germany), Carsten Heinz (Embedded Systems and Applications Group, Technical University of Darmstadt, Germany), and Andreas Koch (Embedded Systems and Applications Group, Technical University of Darmstadt, Germany)</i>	
Bitfiltrator: A General Approach for Reverse-Engineering Xilinx Bitstream Formats	192
<i>Sahand Kashani (EPFL, Switzerland), Mahyar Emami (EPFL, Switzerland), and James R. Larus (EPFL, Switzerland)</i>	

Convolutional Neural Nets I

H-GCN: A Graph Convolutional Network Accelerator on Versal ACAP Architecture	200
<i>Chengming Zhang (Washington State University, USA; Indiana University, USA), Tong Geng (Mathematics and Computer Science Division, Pacific Northwest National Laboratory, USA; University of Rochester, USA), Anqi Guo (Boston University, USA), Jiannan Tian (Washington State University, USA), Martin Herbordt (Boston University, USA), Ang Li (Mathematics and Computer Science Division, Pacific Northwest National Laboratory, USA), and Dingwen Tao (Washington State University, USA; Indiana University, USA)</i>	
XVDPU: A High Performance CNN Accelerator on the Versal Platform Powered by the AI Engine	209
<i>Xijie Jia (AMD), Yu Zhang (AMD), Guangdong Liu (AMD), Xinlin Yang (AMD), Tianyu Zhang (AMD), Jia Zheng (AMD), Dongdong Xu (AMD), Hong Wang (AMD), Rongzhang Zheng (AMD), Satyaprakash Pareek (AMD), Lu Tian (AMD), Dongliang Xie (AMD), Hong Luo (AMD), and Yi Shan (AMD)</i>	

Scalable Systems

FSHMEM: Supporting Partitioned Global Address Space on FPGAs for Large-Scale Hardware Acceleration Infrastructure	218
<i>Yashaël Faïth Arthanto (KAIST, Republic of Korea), David Ojika (Flapmax, USA), and Joo-Young Kim (KAIST, Republic of Korea)</i>	
Direct Device-to-Device Physical Page Migrations in Multi-FPGA Shared Virtual Memory Systems	225
<i>Torben Kalkhof (Technical University of Darmstadt, Germany) and Andreas Koch (Technical University of Darmstadt, Germany)</i>	

High Level Synthesis

POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations	235
<i>Ruizhe Zhao (Imperial College London), Jianyi Cheng (Imperial College London), Wayne Luk (Imperial College London), and George A. Constantinides (Imperial College London)</i>	
Dynamic Inter-Block Scheduling for HLS	243
<i>Jianyi Cheng (Imperial College London, UK), Lana Josipovic (ETH Zurich, Switzerland), George Constantinides (Imperial College London, UK), and John Wickerson (Imperial College London, UK)</i>	
Unleashing Parallelism in Elastic Circuits with Faster Token Delivery	253
<i>Ayatallah Elakhras (École polytechnique fédérale de Lausanne, Switzerland), Andrea Guerrieri (École Polytechnique Fédérale de Lausanne, Switzerland), Lana Josipovic (ETH Zurich, Switzerland), and Paolo Ienne (École Polytechnique Fédérale de Lausanne, Switzerland)</i>	
Optimal Binding and Port Assignment for Loop Pipelining in High-Level Synthesis	262
<i>Nicolai Fiege (University of Kassel, Germany), Patrick Sittel (University of Kassel, Germany), and Peter Zipf (University of Kassel, Germany)</i>	

Posters II

A Unified Approach for Managing Heterogeneous Processing Elements on FPGAs	270
<i>Stewart Denholm (Imperial College London, UK) and Wayne Luk (Imperial College London, UK)</i>	
Maia: Matrix Inversion Acceleration Near Memory	277
<i>Bahar Asgari (University of Maryland), Dheeraj Ramchandani (Georgia Institute of Technology), Amaan Marfatia (Georgia Institute of Technology), and Hyesoon Kim (Georgia Institute of Technology)</i>	
GRAEBO: FPGA General Routing Architecture Exploration via Bayesian Optimization	282
<i>Su Zheng (State Key Laboratory of ASIC & System, Fudan University, China), Jiadong Qian (State Key Laboratory of ASIC & System, Fudan University, China), Hao Zhou (State Key Laboratory of ASIC & System, Fudan University, China), and Lingli Wang (State Key Laboratory of ASIC & System, Fudan University, China)</i>	
Dynamic Heap Management in High-Level Synthesis for Many-Accelerator Architectures	287
<i>Argyris Kokkinis (Aristotle University of Thessaloniki, Greece), Dionysios Diamantopoulos (IBM Research Europe, Switzerland), and Kostas Siozios (Aristotle University of Thessaloniki, Greece)</i>	
A High-Performance FPGA Accelerator for CUR Decomposition	294
<i>M.A.A Abdelgawad (City University of Hong Kong), Ray C.C. Cheung (City University of Hong Kong), and Hong Yan (City University of Hong Kong)</i>	
A Hybrid Memory/Accelerator Tile Architecture for FPGA-Based RISC-V Manycore Systems	300
<i>Ahmed Kamaleldin (Technische Universität Dresden, Germany) and Diana Goehringer (Technische Universität Dresden, Germany)</i>	
SDMA: An Efficient and Flexible Sparse-Dense Matrix-Multiplication Architecture for GNNs	307
<i>Yingxue Gao (University of Science and Technology of China), Lei Gong (University of Science and Technology of China), Chao Wang (University of Science and Technology of China), Teng Wang (University of Science and Technology of China), and Xuehai Zhou (University of Science and Technology of China)</i>	
FRA-FPGA: Fast Reconfigurable Automata Processing on FPGAs	313
<i>Peng Zhang (Southeast University, China; Endogenous Safety & Security Research Center, China), Shijun Zhang (Southeast University, China; Endogenous Safety & Security Research Center, China), Shang Li (Southeast University, China; Endogenous Safety & Security Research Center, China), Jin Zhang (Southeast University, China), Shaoxun Liu (Southeast University, China), and Youjun Bu (Southeast University, China; National Digital Switching Engineering & Technological Research Center, China)</i>	
Speeding Up Optimal Modulo Scheduling with Rational Initiation Intervals	322
<i>Nicolai Fiege (University of Kassel, Germany), Patrick Sittel (University of Kassel, Germany), and Peter Zipf (University of Kassel, Germany)</i>	

Optimizing Graph Neural Networks for Jet Tagging in Particle Physics on FPGAs	327
<i>Zhiqiang Que (Imperial College London, UK), Marcus Loo (Imperial College London, UK), Hongxiang Fan (Imperial College London, UK), Maurizio Pierini (European Organization for Nuclear Research (CERN), Switzerland), Alexander Tapper (Imperial College London, UK), and Wayne Luk (Imperial College London, UK)</i>	

Virtualization & Emulation

EmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs	334
<i>Yee Yang Tan (RWTH Aachen University, Germany), Felix Staudigl (RWTH Aachen University, Germany), Lukas Jünger (RWTH Aachen University, Germany), Anna Drewes (Otto-von-Guericke Universität Magdeburg, Germany), Rainer Leupers (RWTH Aachen University, Germany), and Jan Moritz Joseph (RWTH Aachen University, Germany)</i>	
ERMES: Efficient Racetrack Memory Emulation System Based on FPGA	342
<i>Fanny Spagnolo (University of Calabria, Italy), Salim Ullah (Technische Universität Dresden, Germany), Pasquale Corsonello (University of Calabria, Italy), and Akash Kumar (Technische Universität Dresden, Germany)</i>	
Increasing Flexibility of Cloud FPGA Virtualization	350
<i>Jinjie Ruan (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China), Yisong Chang (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China), Ke Zhang (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China), Kan Shi (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China), Mingyu Chen (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China), and Yungang Bao (State Key Laboratory of Processor, ICT, CAS, China; University of Chinese Academy of Sciences, China)</i>	

Convolutional Neural Nets II

Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA	358
<i>Cecilia Latotzke (RWTH Aachen University, Germany), Tim Ciesielski (RWTH Aachen University, Germany), and Tobias Gemmeke (RWTH Aachen University, Germany)</i>	
Feature Dimensionality in CNN Acceleration for High-Throughput Network Intrusion Detection..	366
<i>Laurens Le Jeune (KU Leuven, Belgium), Toon Goedemé (KU Leuven, Belgium), and Nele Mentens (KU Leuven, Belgium; Leiden University, The Netherlands)</i>	

Tunable Circuits

- A Comprehensive Timing Model for Accurate Frequency Tuning in Dataflow Circuits 375
Carminé Rizzi (ETH Zurich, Switzerland), Andrea Guerrieri (EPFL, Switzerland), Paolo lenne (EPFL, Switzerland), and Lana Josipovic (ETH Zurich, Switzerland)
- Tunable Fine-Grained Clock Phase-Shifting for FPGAs 384
Bardia Babaei (The University of Manchester, UK) and Dirk Koch (The University of Manchester, UK; Heidelberg University)

Posters III

- Assessing the Effectiveness of Active Fences Against SCAs for Multi-Tenant FPGAs 391
Christos Diktopoulos (Technical University of Crete, Greece), Konstantinos Georgopoulos (Technical University of Crete, Greece), Andreas Brokalakis (Technical University of Crete, Greece), Georgios Christou (Foundation for Research and Technology - Hellas), Grigorios Chrysos (Technical University of Crete, Greece), Ioannis Morianos (Technical University of Crete, Greece), and Sotirios Ioannidis (Technical University of Crete, Greece; Foundation for Research and Technology - Hellas)
- Breaking an FPGA-Integrated NIST SP 800-193 Compliant TRNG Hard-IP Core with On-Chip Voltage-Based Fault Attacks 397
Dennis R. E. Gnad (Karlsruhe Institute of Technology (KIT), Germany), Jiaqi Hu (Karlsruhe Institute of Technology (KIT), Germany), and Mehdi B. Tahoori (Karlsruhe Institute of Technology (KIT), Germany)
- Modeling and Exploration of Elastic CGRAs 404
Omar Ragheb (University of Toronto, Canada), Tianyi Yu (University of Toronto, Canada), David Ma (University of Toronto, Canada), and Jason Anderson (University of Toronto, Canada)
- Ultra Low Latency Machine Learning for Scientific Edge Applications 411
Narasinga Rao Miniskar (Oak Ridge National Laboratory), Aaron Young (Oak Ridge National Laboratory), Frank Liu (Oak Ridge National Laboratory), Willem Blokland (Oak Ridge National Laboratory), Anothny Cabrera (Oak Ridge National Laboratory), and Jeffrey Vetter (Oak Ridge National Laboratory)
- SAMO: Optimised Mapping of Convolutional Neural Networks to Streaming Architectures 418
Alexander Montgomerie-Corcoran (Imperial College London, UK), Zhewen Yu (Imperial College London, UK), and Christos-Savvas Bouganis (Imperial College London, UK)
- A Lightweight Multi-Attack CAN Intrusion Detection System on Hybrid FPGAs 425
Shashwat Khandelwal (Trinity College Dublin, Ireland) and Shreejith Shanker (Trinity College Dublin, Ireland)

A Framework for Neural Network Inference on FPGA-Centric SmartNICs	430
<i>Anqi Guo (Boston University; Pacific Northwest National Laboratory), Tong Geng (University of Rochester; Pacific Northwest National Laboratory), Yongan Zhang (Pacific Northwest National Laboratory; Rice University), Pouya Haghi (Boston University), Chunshu Wu (Boston University), Cheng Tan (Microsoft), Yingyan Lin (Rice University), Ang Li (Pacific Northwest National Laboratory), and Martin Herbordt (Boston University)</i>	
RAD-Sim: Rapid Architecture Exploration for Novel Reconfigurable Acceleration Devices	438
<i>Andrew Boutros (University of Toronto; Intel Corporation), Eriko Nurvitadhi (Intel Corporation, USA), and Vaughn Betz (University of Toronto)</i>	
SkeletonGCN: A Simple Yet Effective Accelerator For GCN Training	445
<i>Chen Wu (University of California, USA), Zhuofu Tao (University of California, USA), Kun Wang (University of California, USA), and Lei He (University of California, USA)</i>	

PhD Forum

Mining CryptoNight-Haven on the Varium C1100 Blockchain Accelerator Card	452
<i>Lucas Bex (imec-COSIC KU Leuven, Belgium), Furkan Turan (imec-COSIC KU Leuven, Belgium), Michiel Van Beirendonck (imec-COSIC KU Leuven, Belgium), and Ingrid Verbauwhede (imec-COSIC KU Leuven, Belgium)</i>	
Spade: An HDL Inspired by Modern Software Languages	454
<i>Frans Skarman (Linköping University, Sweden) and Oscar Gustafsson (Linköping University, Sweden)</i>	
High Performance FPGA-Based Post Quantum Cryptography Implementations	456
<i>Ziying Ni (Queen's University Belfast, UK), Ayesha Khalid (Queen's University Belfast, UK), and Máire O'Neill (Queen's University Belfast, UK)</i>	
A Framework for Intrinsic Evolvable Systems	458
<i>Najdet Charaf (Technische Universität Dresden, Chair of Adaptive Dynamic Systems, Germany) and Diana Göhringer (Technische Universität Dresden, Chair of Adaptive Dynamic Systems, Germany)</i>	
Virtualization of Embedded Reconfigurable Systems	460
<i>Cornelia Wulf (Technische Universitaet Dresden, Germany) and Diana Goehring (Technische Universitaet Dresden, Germany)</i>	
Acceleration of Post Quantum Digital Signature Scheme CRYSTALS-Dilithium on Reconfigurable Hardware	462
<i>Donal Campbell (Queen's University Belfast, UK), Ciara Rafferty (Queen's University Belfast, UK), Ayesha Khalid (Queen's University Belfast, UK), and Maire O'Neill (Queen's University Belfast, UK)</i>	
Precise Characterizing of FPGAs in Production Systems	464
<i>Bardia Babaei (The University of Manchester, UK) and Dirk Koch (The University of Manchester, UK; Heidelberg University)</i>	

Demo Papers

FPL Demo: Runtime Stream Processing with Resource-Elastic Pipelines on FPGAs	466
<i>Kaspar Mätas (University of Manchester), Krisityan Manev (University of Manchester), Joseph Powell (University of Manchester), and Dirk Koch (Heidelberg University)</i>	
FPL Demo: An FPGA-IP Prototype Chip for MEC devices	467
<i>Morihiro Kuga (Kumamoto University, Japan), Masahiro Iida (Kumamoto University, Japan), and Hideharu Amano (Keio University, Japan)</i>	
FPL Demo: Hot Reconfiguration - Partial Reconfiguration without Bounds	468
<i>Myrtle Shah (Heidelberg University)</i>	
FPL Demo: FPGA Bitstream Virus Scanning	469
<i>Joseph Powell (The University of Manchester), Kaspar Matas (The University of Manchester), Kristiyan Manev (The University of Manchester), and Dirk Koch (The University of Manchester)</i>	
FPL Demo: Logic Shrinkage: A Neural Architecture Search-Based Approach to FPGA Netlist Generation	470
<i>Marie Auffret (Imperial College London), Erwei Wang (AMD), and James J. Davis (Imperial College London)</i>	
FPL Demo: SERVE: Agile Hardware Development Platform with Cloud IDE and Cloud FPGAs	471
<i>Zelin Wang (Institute of Computing Technology, Chinese Academy of Sciences), Ke Zhang (Institute of Computing Technology, Chinese Academy of Sciences), Yisong Chang (Institute of Computing Technology, Chinese Academy of Sciences), Yanlong Yin (Beijing Institute of Open Source Chip), Yuxiao Chen (Institute of Computing Technology, Chinese Academy of Sciences), Ran Zhao (Institute of Computing Technology, Chinese Academy of Sciences), Songyue Wang (Institute of Computing Technology, Chinese Academy of Sciences), Mingyu Chen (Institute of Computing Technology, Chinese Academy of Sciences), and Yungang Bao (Institute of Computing Technology, Chinese Academy of Sciences)</i>	
FPL Demo: Kyokko - An Aurora 64b66b compatible 100 Gbps Communication Controller	472
<i>Akinobu Tomori (Graduate School of Science and Engineering, University of the Ryukyus) and Yasunori Osana (Faculty of Engineering, University of the Ryukyus)</i>	
FPL Demo: A Flexible and Scalable Quantum-Classical Interface based on FPGAs	473
<i>Takefumi Miyoshi (e-trees.Japan, Inc., QIQB Osaka Univ., QuEL, Inc.), Keisuke Koike (e-trees.Japan, Inc.), Shinich Morisaka (QIQB Osaka Univ., QuEL, Inc.), Hidehisa Shiomi (QIQB Osaka Univ.), Kazuhisa Ogawa (QIQB Osaka Univ.), Yutaka Tabuchi (RIKEN Center for Quantum Computing), and Makoto Negoro (QIQB Osaka Univ., QuEL, Inc.)</i>	
FPL Demo: 400G FPGA Packet Capture Based on Network Development Kit	474
<i>Jakub Cabal (CESNET a. l. e.), Jiří Sikora (CESNET a. l. e.), Štěpán Friedl (CESNET a. l. e.), Martin Špinler (CESNET a. l. e.), and Jan Kořenek (CESNET a. l. e.)</i>	
Author Index	475