

2022 IEEE International Integrated Reliability Workshop (IIRW 2022)

**South Lake Tahoe, California, USA
9 – 14 October 2022**



**IEEE Catalog Number: CFP22IRW-POD
ISBN: 978-1-6654-5369-1**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22IRW-POD
ISBN (Print-On-Demand):	978-1-6654-5369-1
ISBN (Online):	978-1-6654-5368-4
ISSN:	1930-8841

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

Failure Analysis of 65nm CMOS Integrated Nanoscale ReRAM Devices on a 300mm Wafer Platform.....	1
<i>Maximilian Liehr, Jubin Hazra, Karsten Beckmann, Nathaniel Cady</i>	
Exploring Process-Voltage-Temperature Variations Impact on 4T1R Multiplexers for Energy-Aware Resistive RAM-Based FPGAs.....	8
<i>Tommaso Rizzi, Andrea Baroni, Artem Glukhov, Davide Bertozzi, Christian Wenger, Daniele Ielmini, Cristian Zambelli</i>	
Impedance Spectroscopy of Ferroelectric Capacitors and Ferroelectric Tunnel Junctions.....	13
<i>Lorenzo Benatti, Sara Vecchi, Francesco Maria Puglisi</i>	
Plasma Induced Charging Damage (PID) from Well Charging in a BCD Technology with Deep Trenches Causing MOS Device Reliability Lifetime Degradation.....	19
<i>Andreas Martin, Johannes Berger, Angelika Kamp, Heiko Nielen</i>	
Ensuring Robust ESD Design with Comprehensive Reliability Verification	26
<i>Karen Henderson, Brian Hulse, Mark Styduhar, Peter Michelson</i>	
Black's Law in Light of Low Frequency Pulsed Power Electromigration	30
<i>Mohd Mueen Ul Islam Mattoo, J. R. Lloyd</i>	
Electrically Detected Magnetic Resonance Study of High-Field Stressing in SiOC:H Films.....	35
<i>F. V. Sharov, S. J. Moxim, M. J. Elko, S. W. King, P. M. Lenahan</i>	
Anomaly of NBTI Data for PMOS Transistors Degraded by Plasma Processing Induced Charging Damage (PID).....	39
<i>Andreas Martin, Lukas Valdman, Benjamin Hamilton Stafford, Heiko Nielen</i>	
Assessment of Transistor Aging Models in a 28nm CMOS Technology at a Wide Range of Stress Conditions	45
<i>D. Sangani, J. Diaz-Fortuny, E. Bury, B. Kaczer, G. Gielen</i>	
Impact of Single Defects on NBTI and PBTI Recovery in SiO ₂ Transistors.....	51
<i>K. Tselios, T. Knobloch, J. Michl, D. Waldhoer, C. Schleich, E. Ioannidis, H. Enichlmair, R. Minixhofer, T. Grasser, M. Waltl</i>	
Degradation Mapping of IGZO TFTs.....	56
<i>P. Rinaudo, A. Chasin, J. Franco, Z. Wu, N. Rassoul, R. Delhougne, B. Kaczer, I. De Wolf, G. S. Kar</i>	
Surrogate-Based Modeling Techniques for Mapping Transistor Figures of Merit onto Compact Model Parameters.....	61
<i>Fabio A. Velarde Gonzalez, Jose L. Chavez-Hurtado, André Lange, Thomas Mikolajick</i>	
Device Reliability to Circuit Qualification: Insights and Challenges.....	66
<i>F. Cacho, A. Bravaix, T. Garba Seybou, H. Pitard, X. Federspiel, T. Kumar, F. Giner, A. Michard, D. Celeste, B. Miller, V. Dhanda, A. Varshney, V. Tripathi, J. Kumar</i>	
Reliability of Platinum Microheater Geometries for MEMS-Based Gas Sensors.....	73
<i>Lado Filipovic</i>	

Simulating and Modeling the Influence of Deep Trench Interface Recombination on Si Photodiodes.....	79
<i>Paul Stampfer, Gerald Meinhardt, Tibor Grasser, Michael Walzl</i>	
Identification of Stress Factors and Degradation Mechanisms Inducing DCR Drift in SPADs	84
<i>Mathieu Sicre, Xavier Federspiel, David Roy, Bastien Mamby, Caroline Coutier, Francis Calmon</i>	
Investigating Reliability of NIR QD-Based Photodiodes Under Bias and Light Stress	89
<i>Ismail Hammad, Jean Coignus, David Ney, Celestin Doyen, Sebastien Perrin, Stephane Ricq, Florian Cacho, Guillaume Wantz, Xavier Federspiel, David Roy, Emmanuel Josse</i>	
From FEOL Buildups to IC Chip: A Full Correlation of Galvanic Micro-Pitting on AlCu Pads	93
<i>Lieyi Sheng, Wei Pan, Zdenek Axman</i>	
Modeling Plasma-Induced Damage During the Dry Etching of Silicon	97
<i>Tobias Reiter, Xaver Klemenschits, Lado Filipovic</i>	
Cf-252 Neutron Soft-Error Tolerance of an Optoelectronic Field Programmable Gate Array VLSI	102
<i>Minoru Watanabe</i>	
New Design Optimized and IC Area Efficient Rules for the Prevention of Plasma Processing Induced Damage on CMOS Circuit Reliability.....	106
<i>Andreas Martin, Bernd Schüler, Benno Ankele, Heiko Nielen</i>	
A Transistor Array for Extracting Total Ionizing Dose Threshold Voltage Shifts.....	112
<i>Lawrence T. Clark, Clifford S. Youngsciortino, Maximilian Siath, Leonardo Martinez, William E. Brown, Shayena Khandker, Azad Derbedrosian, Sungho Kim, Ryan Melendez, Steven M. Guertin, Jean Yang-Scharlotta</i>	
Gate-to-Drain/Source Overlap and Asymmetry Effects on Hot-Carrier Generation	116
<i>P. Devoge, H. Aziza, P. Lorenzini, P. Masson, F. Julien, A. Marzaki, A. Malherbe, J. Delalleau, T. Cabout, A. Regnier, S. Niel</i>	
TCAD Calibration for FinFET Reliability Predictions.....	121
<i>Vishal Jha, Mazhar Hoque, Mihilat Manahile, Joseph Rascon</i>	
Three Level Charge Pumping on Dielectric Hafnium Oxide Gate	125
<i>Y. Raffel, M. Drescher, R. Olivo, M. Lederer, R. Hoffmann, L. Pirro, T. Chohan, T. Kämpfe, K. Seidel, S. De, J. Heitmann</i>	

Author Index