

# **2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC 2022)**

**Dallas, Texas, USA  
13 – 18 November 2022**



**IEEE Catalog Number: CFP22W51-POD  
ISBN: 978-1-6654-7283-8**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22W51-POD
ISBN (Print-On-Demand):	978-1-6654-7283-8
ISBN (Online):	978-1-6654-7282-1

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) **MCHPC 2022**

## Table of Contents

Message from the Workshop Chairs .....	iv
Workshop Organization .....	v

### Session 1

Maximizing Performance Through Memory Hierarchy-Driven Data Layout Transformations .....	1
<i>Benjamin Sepanski (University of Texas), Tuowen Zhao (University of Utah), Hans Johansen (Lawrence Berkeley National Laboratory), and Samuel Williams (Lawrence Berkeley National Laboratory)</i>	

### Session 2

Evaluating Emerging CXL-enabled Memory Pooling for HPC Systems .....	11
<i>Jacob Wahlgren (KTH Royal Institute of Technology, Sweden), Maya Gokhale (Lawrence Livermore National Laboratory, USA), and Ivy B. Peng (KTH Royal Institute of Technology, Sweden)</i>	
Reducing Memory-Bus Energy Consumption of GPUs via Software-Based Bit-Flip Minimization ....	21
<i>Alex Fallin (Texas State University, USA) and Martin Burtscher (Texas State University, USA)</i>	
Assessing the Memory Wall in Complex Codes .....	30
<i>Galen Shipman (Los Alamos National Laboratory, USA), Jered Dominguez-Trujillo (Los Alamos National Laboratory, USA), Kevin Sheridan (Los Alamos National Laboratory, USA), and Sriram Swaminarayan (Los Alamos National Laboratory, USA)</i>	

Author Index .....	37
--------------------	----