2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC 2022)

Penang, Malaysia **19 – 22 December 2022**



IEEE Catalog Number: CFP22MCO-POD **ISBN:**

978-1-6654-6500-7

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: ISBN (Print-On-Demand): ISBN (Online): ISSN: CFP22MCO-POD 978-1-6654-6500-7 978-1-6654-6499-4 2771-3067

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systemson-Chip (MCSoC) MCSoC 2022

Table of Contents

Message from the MCSoC 2022 Chairs	xiv
Organizing Committee	xv
Steering Committee	xvi
Technical Program committee	xvii
Keynotes	xx

A1: Multicore/Manycore SoC Design & Programing

A Survey of Main Dataflow MoCCs for CPS Design and Verification
Evaluating the Optimal Self-Checking Carry Propagate Adder for Cryptographic Processor
Scalability of Post-Silicon Test Generation for Multicore RISC-V SOC Validation
Buffer Allocation for Exposed Datapath Architectures 18 Anoop Bhagyanath (University of Kaiserslautern, Germany) and Klaus 5 Schneider (University of Kaiserslautern, Germany) 18

B1: Emerging Machine Learning and Deep Learning Models: Theory and Applications – I

Transformation and Machine Learning Approaches
Abu Saleh Musa Miah (The University of Aizu, Japan), Jungpil Shin (The
University of Aizu, Japan), Md. Al Mehedi Hasan (The University of
Aizu, Japan), Md. Khademul Islam Molla (University of Rajshahi
Rajshahi, Bangladesh), Yuichi Okuyama (The University of Aizu,
Japan), and Yoichi Tomioka (The Üniversity of Aizu, Japan)

Kalanda Tanaha (The Huimmith of Aim, Lange) Nute Chintani (The
Konsuke Tanaka (The University of Aizu, Japan), Tuta Shintomi (The
university of Aizu, Japan), Yuichi Okuyama (The University of Aizu,
Japan), and Taro Suzuki (The University of Aizu, Japan)

A Lightweight End-to-end Network for Wearing Mask Recognition on Low-Resolution Images 38 Menglei Li (University of Aizu, Japan), Hongbo Chen (University of Aizu, Japan), and Zixue Cheng (University of Aizu, Japan)

A2: Device, Circuit, Architecture, and CAD Tools of Advanced FPGAs and Their Application to Edge AI Computing

A Message Passing Interface Library for High-Level Synthesis on Multi-FPGA Systems	45
Kazuei Hironaka (Keio University, Japan), Kensuke Iizuka (Keio	
University, Japan), and Hideharu Amano (Keio University, Japan)	
	- 2

B2: Emerging Machine Learning and Deep Learning Models: Theory and Applications – II

 Acceleration of DNN-Based Hand Pose Estimation with Monocular Camera using TVM
Automatic Endometrial Segmentation in Ultrasound Images using Deep Learning
Yiyang Liu (The University of Aizu, Japan), Boyuan Peng (The
University of Aizu, Japan), Xin Zhu (The University of Aizu, Japan),
Wenwen Wang (Tongji Hospital, Huazhong University of Science and
Technology, China), Qin Zhou (Tongji Hospital, Huazhong University of
Science and Technology, China), Shixuan Wang (Tongji Hospital,
Huazhong University of Science and Technology, China), Jingjing Jiang
(Tongji Hospital, Huazhong University of Science and Technology,
China), and Li Fang (Tongji Hospital, Huazhong University of Science
and Technology, China)
Fake Image Detection using An Ensemble of CNN Models Specialized For Individual Face Parts72

Akihisa Kawabe (The University of Aizu, Japan), Ryuto Haga (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), and Jungpil Shin (The University of Aizu, Japan)

A3: Low-Power Solutions for Future SoC Design

Evaluation of Different Microarchitectures for Energy-Efficient RISC-V Cores Junichiro Kadomoto (The University of Tokyo, Japan), Hidetsugu Irie (The University of Tokyo, Japan), and Shuichi Sakai (The University of Tokyo, Japan)	78
Packed SIMD Vectorization of the DRAGON2-CB Riadh Ben Abdelhamid (University of Tsukuba, Japan) and Yoshiki Yamaguchi (University of Tsukuba, Japan)	85
Exploring the Potential of Error-Permissive Communication in Multi-FPGA-Based Edge Computing	93
Akram Ben Ahmed (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan), Ryousei Takano (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan), and Takahiro Hirofuchi (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan)	

B3: Embedded, Cyber-Physical, and IoT Systems – I

 Cluster Based Smart Random Walk for Data Aggregation in Wireless Sensor Network	98
Radar and Camera Fusion for Object Forecasting in Driving Scenarios	05
Distributed Decision Fusion for Large Scale IoT-Ecosystem	12

A4: Hardware Acceleration for AI on the Edge – I

Online Image Sensor Fault Detection for Autonomous Vehicles	
Yizhi Chen (KTH Royal Institute of Technology, Sweden), Wenyao Zhu	
(KTH Royal Institute of Technology, Sweden), Dejiu Chen (KTH Royal	
Institute of Technology, Sweden), and Zhonghai Lu (KTH Royal Institute	
of Technology, Sweden)	

 Systolic Array Based Convolutional Neural Network Inference on FPGA
Composite Lightweight Authenticated Encryption Based on LED Block Cipher and PHOTON Hash Function for IoT Devices
 High-Performance Asynchronous CNN Accelerator with Early Termination

B4: Embedded, Cyber-Physical, and IoT Systems – II

 Design and Implementation of Vehicle oil Online Information Monitoring System	:5
 A Charge-Digital Hybrid Compute-In-Memory Macro with full Precision 8-bit Multiply-Accumulation for Edge Computing Devices	3
A 94.5% Peak Efficiency, 14mV Output Ripple SC-Buck Step-Up Converter with 1.2-to-5V Output Achieving 20.2% Enhanced Power Efficiency in New PMU Architecture for SoCs	9
Driver Status Monitoring System with Feedback from Fatigue Detection and Lane Line Detection	7

A5: Multicore/Manycore SoCs Applications

 Hardware Implementation of an Automatic Color Equalization Algorithm for Real-Time Image Enhancement	174
Exploration of an Enhanced Scheduling Approach with Feasibility Analysis on a Single CPU System	180
Efficient and High-Performance Sparse Matrix-Vector Multiplication on a Many-Core Array Peiyao Shi (University of California, USA), Aaron Stillmaker (California State University, USA), and Bevan Baas (University of California, USA)	187
FPGA-Based Prototype of a Quantum Annealing Simulator for Sparse Ising Model Hasitha Waidyasooriya (Tohoku University, Japan), Yuta Ohma (Tohoku University, Japan), and Masanori Hariyama (Tohoku University, Japan)	195

B5: Auto-Tuning for Multicore and GPU (ATMG2022)

Using Scheduling Entropy Amplification in CUDA/OpenMP Code to Exhibit non-Reproducibility Issues	200
David Defour (LAMPS, University of Perpignan, France)	
Autotuning Power Consumption and Computation Accuracy using ppOpen-AT	208
Shouhei Yamanashi (Nagoya University, Japan), Hisashi Yashiro	
(National Institute for Enviromental Studies, Japan), Takahiro	
Katagiri (Nagoya University, Japan), Toru Nagai (Nagoya University,	
Japan), and Satoshi Ohshima (Nagoya University, Japan)	

A6: Hardware Acceleration for AI on the Edge – II

Digital Computation-in-Memory Design with Adaptive Floating Point for Deep Neural Networks. 216 Yun-Ru Yang (National Yang Ming Chiao Tung University, Taiwan), Wei Lu (National Yang Ming Chiao Tung University, Taiwan), Po-Tsang Huang (National Yang Ming Chiao Tung University, Taiwan), and Hung-Ming Chen (National Yang Ming Chiao Tung University, Taiwan)

Cognitive Bus Coding Scheme for Inter-Chip Communications of Deep Learning Accelerator	
Chiplet on Low-Cost Si and Glass Interposer	. 232
Yu-Hong Chang (National Yang Ming Chiao Tung University Hsinchu,	
Taiwan), Harishore Singh Tourangbam (National Yang Ming Chiao Tung	
University Hsinchu, Taiwan), and Po-Tsang Huang (National Yang Ming	
Chiao Tung University Hsinchu, Taiwan)	
Accelerating Non-Negative Matrix Factorization on Embedded FPGA with Hybrid Logarithmic	
Dot-Product Approximation	. 239
Yizhi Chen (KTH Royal Institute of Technology, Sweden), Yarib Nevarez	
(KTH Royal Institute of Technology, Sweden), Zhonghai Lu (KTH Royal	
Institute of Technology, Sweden), and Alberto Garcia-Ortiz (KTH Royal	
Institute of Technology, Sweden)	

B6: Intelligent Systems and Learning Technologies: Models, Methods, and Applications

A Systematic Review of Machine Learning Techniques in Online Learning Platforms	£7
Network Intrusion Detection System using Deep Learning Method With KDD CUP'99 Dataset 25 Jesse Jeremiah Tanimu (Bayero University Kano, Nigeria), Mohamed Hamada (University of Aizu, Japan), Patience Robert (Federal Polytechnic Bali, Nigeria), and Anand Mahendran Mahendran (Theoretical Computer Science Lab., Russia)	51
Algorithm to Interconvert SQL and Procedural Visual Queries	56
Making Software Based on Human-Driven Design Case Study: SQL for Non-experts	54
 Impact of Programming Language Skills in Programming Learning	71

A7: Embedded Applications and Ubiquitous Computing

Design and FPGA Implementation of Lite Convolutional Neural Network Based Hardware	
Accelerator for Ocular Biometrics Recognition Technology	278
Wei-Che Sun (National Chung Hsing University, Taiwan), Chih-Peng Fan	
(National Chung Hsing University, Taiwan), and Chung-Bin Wu (National	
Chung Hsing University, Taiwan)	

B7: Embedded Neuroprosthetics, Technologies, and Devices

Rhiannon L. Cowan (University of Utah, USA), Tyler S. Davis (University of Utah, USA), Bornali Kundu (University of California, USA), John D. Rolston (Harvard Medical School, USA), and Elliot H. Smith (University of Utah, USA)

A8: Embedded Multicore/Manycore SoC Architectures and Programming – I

Design and Analysis of A Dual-Band Bistatic Backscatter Circuit for Passive RFID Tags	301
Nasir Abdul Quadir (Hamad Bin Khalifa University, Qatar), Maher Hamdi	
(George Washington University, USA), Muhammad Asfandyar Awan (Hamad	
Bin Khalifa University, Qatar), Bo Wang (Hamad Bin Khalifa University,	
Qatar), and Amine Bermak (Hamad Bin Khalifa University, Qatar)	
A Run-Time Tapered Floating-Point Adder/Subtractor Supporting Vectorization	305
Ashish Reddy Bommana (Indian Institute of Technology Bhubaneswar,	
India) and Srinivas Boppu (Indian Institute of Technology Bhubaneswar,	

India)

B8: Hardware Acceleration for AI on the Edge – III

A Hybrid Opto-Electrical Floating-Point Multiplier Takumi Inaba (Kyushu University, Japan), Takatsugu Ono (Kyushu University, Japan), Koji Inoue (Kyushu University, Japan), and Satoshi Kawakami (Kyushu University, Japan)	313
Design and Analysis of a Nano-Photonic Processing Unit for Low-Latency Recurrent Neural	
Network Applications	321
Eito Sato (Kyushu University, Japan), Koji Inoue (Kyushu University,	
Japan), and Satoshi Kawakami (Kyushu University, Japan)	
Complex Human Activities Recognition Based on High Performance 1D CNN Model	330
Raman Maurya (Singapore University of Technology and Design,	
Singapore), T. Hui Teo (Singapore University of Technology and Design,	
Singapore), Shi Hui Chua (Singapore University of Technology and	
Design, Singapore), Hwang-Cherng Chow (Chang Gung University, Taiwan),	
and I-Chyn Wey (Chang Gung University, Taiwan)	

Implementation of Edge-Cloud Cooperative CNN Inference on an IoT Platform	337
Yuan Wang (Kyushu University, Japan), Hidetomo Shibamura (Kyushu	
University, Japan), KuanYi Ng (Kyushu University, Japan), and Koji	
Inoue (Kyushu University, Japan)	

A9: Multicore/Manycore Interconnects

 Turn-Aware Application Mapping using Reinforcement Learning in Power Gating-Enabled Network on Chip Mohammadmehdi Shammasi (University of Victoria, Canada), Mohammad Baharloo (University of Victoria, Canada), Meisam Abdollahi (University of Victoria, Canada), and Amirali Baniasadi (University of Victoria, Canada) 	345
Intelligent Congestion Control for NoC Architecture in Gem5 Simulator Smriti Srivastava (RV College of Engineering, India), Mushtaq Ahmed Shaikh (RV College of Engineering, India), Shivaneetha G (RV College of Engineering, India), and Minal Moharir (RV College of Engineering, India)	353
Distance Aware Compression for Low Latency High Bandwidth Interconnection Network Yuqing Zhou (keio university, Japan), Naoya Niwa (keio university, Japan), and Hideharu Amano (keio university, Japan)	361
A Reconfigurable Design of Flexible-Arbitrated Crossbar Interconnects in Multi-core SoC System	368

A10: Embedded Multicore/Manycore SoC Architectures and Programming – II

A Realization of IO Physical Memory Protection for RISC-V Systems Jien Hau Ng (StarFive Technology International Sdn. Bhd., Malaysia), Chee Hong Ang (StarFive Technology International Sdn. Bhd., Malaysia), and Hwa Chaw Law (StarFive Technology International Sdn. Bhd., Malaysia)	375
Parameterizable Mobile Workloads for Adaptable Base Station Optimizations Julian Robledo (Technische Universität Dresden, Germany) and Jeronimo Castrillon (Technische Universität Dresden, Germany)	. 381
Efficient Hardware Architecture for Posit Addition/Subtraction Susheel Ujwal Siddamshetty (Indian Institute of Technology Bhubaneswar, India), Srinivas Boppu (Indian Institute of Technology Bhuabaneswar, India), and Debapratim Ghosh (Indian Institute of Technology Bhubaneswar, India)	387

Author Index	3	9	Ę	,
--------------	---	---	---	---