

2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc 2022)

**Penang, Malaysia
19 – 22 December 2022**



**IEEE Catalog Number: CFP22MCO-POD
ISBN: 978-1-6654-6500-7**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22MCO-POD
ISBN (Print-On-Demand):	978-1-6654-6500-7
ISBN (Online):	978-1-6654-6499-4
ISSN:	2771-3067

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems- on-Chip (MCSoc) **MCSoc 2022**

Table of Contents

Message from the MCSoc 2022 Chairs	xiv
Organizing Committee	xv
Steering Committee	xvi
Technical Program committee	xvii
Keynotes	xx

A1: Multicore/Manycore SoC Design & Programming

A Survey of Main Dataflow MoCCs for CPS Design and Verification	1
<i>Guillaume Roumage (CEA, France), Selma Azaiez (CEA, France), and Stéphane Louise (CEA, France)</i>	
Evaluating the Optimal Self-Checking Carry Propagate Adder for Cryptographic Processor	10
<i>Muhammad Ali Akbar (Hamad Bin Khalifa University, Qatar), Bo Wang (Hamad Bin Khalifa University, Qatar), and Amine Bermak (Hamad Bin Khalifa University, Qatar)</i>	
Scalability of Post-Silicon Test Generation for Multicore RISC-V SOC Validation	14
<i>Sih Pin Tan (StarFive Technology, Malaysia) and Yung It Ho (StarFive Technology, Malaysia)</i>	
Buffer Allocation for Exposed Datapath Architectures	18
<i>Anoop Bhagyanath (University of Kaiserslautern, Germany) and Klaus Schneider (University of Kaiserslautern, Germany)</i>	

B1: Emerging Machine Learning and Deep Learning Models: Theory and Applications – I

Movie Oriented Positive Negative Emotion Classification from EEG Signal using Wavelet Transformation and Machine Learning Approaches	26
<i>Abu Saleh Musa Miah (The University of Aizu, Japan), Jungpil Shin (The University of Aizu, Japan), Md. Al Mehedi Hasan (The University of Aizu, Japan), Md. Khademul Islam Molla (University of Rajshahi Rajshahi, Bangladesh), Yuichi Okuyama (The University of Aizu, Japan), and Yoichi Tomioka (The University of Aizu, Japan)</i>	

Design of Reward Functions for RL-Based High-Speed Autonomous Driving	32
<i>Kohsuke Tanaka (The University of Aizu, Japan), Yuta Shintomi (The university of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), and Taro Suzuki (The University of Aizu, Japan)</i>	
A Lightweight End-to-end Network for Wearing Mask Recognition on Low-Resolution Images	38
<i>Menglei Li (University of Aizu, Japan), Hongbo Chen (University of Aizu, Japan), and Zixue Cheng (University of Aizu, Japan)</i>	

A2: Device, Circuit, Architecture, and CAD Tools of Advanced FPGAs and Their Application to Edge AI Computing

A Message Passing Interface Library for High-Level Synthesis on Multi-FPGA Systems	45
<i>Kazuei Hironaka (Keio University, Japan), Kensuke Iizuka (Keio University, Japan), and Hideharu Amano (Keio University, Japan)</i>	
A Spintronics-Based Nonvolatile FPGA and Its Application to Edge-AI Accelerator	53
<i>Daisuke Suzuki (The University of Aizu, Japan) and Takahiro Hanyu (Tohoku University, Japan)</i>	

B2: Emerging Machine Learning and Deep Learning Models: Theory and Applications – II

Acceleration of DNN-Based Hand Pose Estimation with Monocular Camera using TVM	61
<i>Toshihiro Uetsuki (The University of Aizu, Japan), Yohei Shimmyo (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), and Jungpil Shin (The University of Aizu, Japan)</i>	
Automatic Endometrial Segmentation in Ultrasound Images using Deep Learning	67
<i>Yiyang Liu (The University of Aizu, Japan), Boyuan Peng (The University of Aizu, Japan), Xin Zhu (The University of Aizu, Japan), Wenwen Wang (Tongji Hospital, Huazhong University of Science and Technology, China), Qin Zhou (Tongji Hospital, Huazhong University of Science and Technology, China), Shixuan Wang (Tongji Hospital, Huazhong University of Science and Technology, China), Jingjing Jiang (Tongji Hospital, Huazhong University of Science and Technology, China), and Li Fang (Tongji Hospital, Huazhong University of Science and Technology, China)</i>	
Fake Image Detection using An Ensemble of CNN Models Specialized For Individual Face Parts.....	72
<i>Akihisa Kawabe (The University of Aizu, Japan), Ryuto Haga (The University of Aizu, Japan), Yoichi Tomioka (The University of Aizu, Japan), Yuichi Okuyama (The University of Aizu, Japan), and Jungpil Shin (The University of Aizu, Japan)</i>	

A3: Low-Power Solutions for Future SoC Design

Evaluation of Different Microarchitectures for Energy-Efficient RISC-V Cores	78
<i>Junichiro Kadomoto (The University of Tokyo, Japan), Hidetsugu Irie (The University of Tokyo, Japan), and Shuichi Sakai (The University of Tokyo, Japan)</i>	
Packed SIMD Vectorization of the DRAGON2-CB	85
<i>Riadh Ben Abdelhamid (University of Tsukuba, Japan) and Yoshiki Yamaguchi (University of Tsukuba, Japan)</i>	
Exploring the Potential of Error-Permissive Communication in Multi-FPGA-Based Edge Computing	93
<i>Akram Ben Ahmed (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan), Ryousei Takano (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan), and Takahiro Hirofuchi (National Institute of Advanced Industrial Sciences and Technology (AIST), Japan)</i>	

B3: Embedded, Cyber-Physical, and IoT Systems – I

Cluster Based Smart Random Walk for Data Aggregation in Wireless Sensor Network	98
<i>Manish Kumar Maurya (Indian Institute of Information Technology Allahabad, India), Anubhav Shivhare (Indian Institute of Information Technology Allahabad, India), Aadil Ali (Indian Institute of Information Technology Allahabad, India), Satakshi Singh (Sam Higginbottom University of Agriculture, Technology and Sciences, India), Ashutosh Mishra (Indian Institute of Information Technology Allahabad, India), and Manish Kumar (Indian Institute of Information Technology Allahabad, India)</i>	
Radar and Camera Fusion for Object Forecasting in Driving Scenarios	105
<i>Albert Budi Christian (National Yang Ming Chiao Tung University, Taiwan), Yu-Hsuan Wu (National Yang Ming Chiao Tung University, Taiwan), Chih-Yu Lin (National Taiwan Ocean University, Taiwan), Lan-Da Van (National Yang Ming Chiao Tung University, Taiwan), and Yu-Chee Tseng (National Yang Ming Chiao Tung University, Taiwan)</i>	
Distributed Decision Fusion for Large Scale IoT-Ecosystem	112
<i>Ashwin Raut (Indian Institute of Information Technology Allahabad, India), Divesh Kumar (Indian Institute of Information Technology Allahabad, India), Vijay Kumar Chaurasiya (Indian Institute of Information Technology Allahabad, India), and Manish Kumar (Indian Institute of Information Technology Allahabad, India)</i>	

A4: Hardware Acceleration for AI on the Edge – I

Online Image Sensor Fault Detection for Autonomous Vehicles	120
<i>Yizhi Chen (KTH Royal Institute of Technology, Sweden), Wenyao Zhu (KTH Royal Institute of Technology, Sweden), Dejiu Chen (KTH Royal Institute of Technology, Sweden), and Zhonghai Lu (KTH Royal Institute of Technology, Sweden)</i>	

Systolic Array Based Convolutional Neural Network Inference on FPGA	128
<i>Shi Hui Chua (Singapore University of Technology and Design, Singapore), T. Hui Teo (Singapore University of Technology and Design, Singapore), Mulat Ajinet Tiruye (Singapore University of Technology and Design, Singapore), and I-Chyn Wey (Chang Gung University, Taiwan)</i>	
Composite Lightweight Authenticated Encryption Based on LED Block Cipher and PHOTON Hash Function for IoT Devices	134
<i>Mohammed Al-Shatari (Universiti Teknologi PETRONAS, Malaysia), Fawwizu Azmadi Hussin (Universiti Teknologi PETRONAS, Malaysia), Azrina Abd Aziz (Universiti Teknologi PETRONAS, Malaysia), Mohd Saufy Rohmad (Universiti Teknologi MARA, Malaysia), and Xuan-Tu Tran (Vietnam National University, Vietnam)</i>	
High-Performance Asynchronous CNN Accelerator with Early Termination	140
<i>Tan Rong Loo (Singapore University of Technology and Design, Singapore), T. Hui Teo (Singapore University of Technology and Design, Singapore), Mulat Ajinet Tiruye (Singapore University of Technology and Design, Singapore), and I-Chyn Wey (Chang Gung University, Taiwan)</i>	

B4: Embedded, Cyber-Physical, and IoT Systems – II

Design and Implementation of Vehicle oil Online Information Monitoring System	145
<i>Zhenbin Lv (Harbin Institute of Technology, China), Xin Wang (National Ocean Technology Center, China), Haifeng Zhi (China North Engine Research Institute, China), Bo Lin (Harbin Institute of Technology, China), Yitao Shen (Harbin Institute of Technology, China), Yanyan Wang (Harbin Institute of Technology, China), and Chenxu Wang (Harbin Institute of Technology, China)</i>	
A Charge-Digital Hybrid Compute-In-Memory Macro with full Precision 8-bit Multiply-Accumulation for Edge Computing Devices	153
<i>Jinwu Chen (The National ASIC Center, China), Tianzhu Xiong (The National ASIC Center, China), and Xin Si (The National ASIC Center, China)</i>	
A 94.5% Peak Efficiency, 14mV Output Ripple SC-Buck Step-Up Converter with 1.2-to-5V Output Achieving 20.2% Enhanced Power Efficiency in New PMU Architecture for SoCs	159
<i>Zhuoqi Guo (Xi'an Jiaotong University), Yongchao Zhang (Xi'an Jiaotong University), Meiling Hu (Xi'an Jiaotong University), Zhongming Xue (Xi'an Jiaotong University), and Li Geng (Xi'an Jiaotong University)</i>	
Driver Status Monitoring System with Feedback from Fatigue Detection and Lane Line Detection	167
<i>Kai Yan (2nd Research Institute of CAAC, China), Chaoyue Zhao (China Telecom Research Institute (CTRI), China), Chengkang Shen (Nanjing University, China), Peiyan Wang (Purdue University, USA), and Guoqing Wang (University of Electronic Science and Technology of China, China)</i>	

A5: Multicore/Manycore SoCs Applications

Hardware Implementation of an Automatic Color Equalization Algorithm for Real-Time Image Enhancement	174
<i>Xiang-Yu Chen (National Sun Yat-sen University, Taiwan), Yu-Hsiang Wang (National Sun Yat-sen University, Taiwan), Yao-Song Zhang (National Sun Yat-sen University, Taiwan), Yen-Jui Chen (National Sun Yat-sen University, Taiwan), and Shiann-Rong Kuang (National Sun Yat-sen University, Taiwan)</i>	
Exploration of an Enhanced Scheduling Approach with Feasibility Analysis on a Single CPU System	180
<i>Wan Gang (University of South Dakota, USA), Vijayalakshmi Saravanan (University of South Dakota, USA), and Anju S Pillai (Amrita Vishwa Vidyapeetham, India)</i>	
Efficient and High-Performance Sparse Matrix-Vector Multiplication on a Many-Core Array	187
<i>Peiyao Shi (University of California, USA), Aaron Stillmaker (California State University, USA), and Bevan Baas (University of California, USA)</i>	
FPGA-Based Prototype of a Quantum Annealing Simulator for Sparse Ising Model	195
<i>Hasitha Waidyasooriya (Tohoku University, Japan), Yuta Ohma (Tohoku University, Japan), and Masanori Hariyama (Tohoku University, Japan)</i>	

B5: Auto-Tuning for Multicore and GPU (ATMG2022)

Using Scheduling Entropy Amplification in CUDA/OpenMP Code to Exhibit non-Reproducibility Issues	200
<i>David Defour (LAMPS, University of Perpignan, France)</i>	
Autotuning Power Consumption and Computation Accuracy using ppOpen-AT	208
<i>Shouhei Yamanashi (Nagoya University, Japan), Hisashi Yashiro (National Institute for Environmental Studies, Japan), Takahiro Katagiri (Nagoya University, Japan), Toru Nagai (Nagoya University, Japan), and Satoshi Ohshima (Nagoya University, Japan)</i>	

A6: Hardware Acceleration for AI on the Edge – II

Digital Computation-in-Memory Design with Adaptive Floating Point for Deep Neural Networks.	216
<i>Yun-Ru Yang (National Yang Ming Chiao Tung University, Taiwan), Wei Lu (National Yang Ming Chiao Tung University, Taiwan), Po-Tsang Huang (National Yang Ming Chiao Tung University, Taiwan), and Hung-Ming Chen (National Yang Ming Chiao Tung University, Taiwan)</i>	
Hardware Characterization of Integer-Net Based Seizure Detection Models on FPGA	224
<i>Soujanya S R (International Institute of Information Technology Bangalore, India) and Madhav Rao (International Institute of Information Technology Bangalore, India)</i>	

Cognitive Bus Coding Scheme for Inter-Chip Communications of Deep Learning Accelerator Chiplet on Low-Cost Si and Glass Interposer	232
<i>Yu-Hong Chang (National Yang Ming Chiao Tung University Hsinchu, Taiwan), Harishore Singh Tourangbam (National Yang Ming Chiao Tung University Hsinchu, Taiwan), and Po-Tsang Huang (National Yang Ming Chiao Tung University Hsinchu, Taiwan)</i>	
Accelerating Non-Negative Matrix Factorization on Embedded FPGA with Hybrid Logarithmic Dot-Product Approximation	239
<i>Yizhi Chen (KTH Royal Institute of Technology, Sweden), Yarib Nevarez (KTH Royal Institute of Technology, Sweden), Zhonghai Lu (KTH Royal Institute of Technology, Sweden), and Alberto Garcia-Ortiz (KTH Royal Institute of Technology, Sweden)</i>	

B6: Intelligent Systems and Learning Technologies: Models, Methods, and Applications

A Systematic Review of Machine Learning Techniques in Online Learning Platforms	247
<i>Cyril Elorm Kodjo Agbewali-Koku (Daffodil International University, Bangladesh), Md. Atiqur Rahman (Daffodil International University, Bangladesh), Mohamed Hamada (The University of Aizu, Fukushima, Japan), Mohammad Ameer Ali (Monash University, Australia), Lutfun Nahar Oysharja (Daffodil International University, Bangladesh), and Md Tazmim Hossain (Daffodil International University, Bangladesh)</i>	
Network Intrusion Detection System using Deep Learning Method With KDD CUP'99 Dataset	251
<i>Jesse Jeremiah Tanimu (Bayero University Kano, Nigeria), Mohamed Hamada (University of Aizu, Japan), Patience Robert (Federal Polytechnic Bali, Nigeria), and Anand Mahendran Mahendran (Theoretical Computer Science Lab., Russia)</i>	
Algorithm to Interconvert SQL and Procedural Visual Queries	256
<i>Tomonori Suzuki (The University of Aizu, Japan), Yutaka Watanobe (The University of Aizu, Japan), and Divij G. Singh (The University of Aizu, Japan)</i>	
Making Software Based on Human-Driven Design Case Study: SQL for Non-experts	264
<i>Masataka Hida (University of Aizu, Japan) and Yutaka Watanobe (University of Aizu, Japan)</i>	
Impact of Programming Language Skills in Programming Learning	271
<i>Md Faizul Ibne Amin (The University of Aizu, Japan), Md. Mostafizer Rahman (The University of Aizu, Japan), Yutaka Watanobe (The University of Aizu, Japan), and Muepu Mukendi Daniel (The University of Aizu, Japan)</i>	

A7: Embedded Applications and Ubiquitous Computing

Design and FPGA Implementation of Lite Convolutional Neural Network Based Hardware Accelerator for Ocular Biometrics Recognition Technology	278
<i>Wei-Che Sun (National Chung Hsing University, Taiwan), Chih-Peng Fan (National Chung Hsing University, Taiwan), and Chung-Bin Wu (National Chung Hsing University, Taiwan)</i>	

Critical Signature Assertion and On-the-Fly Recovery for Control Flow Errors in Processors.....	284
<i>Ing-Jer Huang (National Sun Yat-Sen University, Taiwan), Yi-Ju Ke (National Sun Yat-Sen University, Taiwan), and Shih-Lung Pao (National Sun Yat-Sen University, Taiwan)</i>	

B7: Embedded Neuroprosthetics, Technologies, and Devices

Toward EEG-Based Brain State Recognition for Personalized Neuromodulation	291
<i>Yu-Cheng Chang (National Yang Ming Chiao Tung University, Taiwan), Pin-Hsuan Chao (National Yang Ming Chiao Tung University, Taiwan), Sin-Horng Chen (National Yang Ming Chiao Tung University, Taiwan), and Chun-Shu Wei (National Yang Ming Chiao Tung University, Taiwan)</i>	
Neuronal Population Biomarkers of Temporal Difference Learning in Human Impulsive Choices ..	297
<i>Rhiannon L. Cowan (University of Utah, USA), Tyler S. Davis (University of Utah, USA), Bornali Kundu (University of California, USA), John D. Rolston (Harvard Medical School, USA), and Elliot H. Smith (University of Utah, USA)</i>	

A8: Embedded Multicore/Manycore SoC Architectures and Programming – I

Design and Analysis of A Dual-Band Bistatic Backscatter Circuit for Passive RFID Tags	301
<i>Nasir Abdul Quadir (Hamad Bin Khalifa University, Qatar), Maher Hamdi (George Washington University, USA), Muhammad Asfandyar Awan (Hamad Bin Khalifa University, Qatar), Bo Wang (Hamad Bin Khalifa University, Qatar), and Amine Bermak (Hamad Bin Khalifa University, Qatar)</i>	
A Run-Time Tapered Floating-Point Adder/Subtractor Supporting Vectorization	305
<i>Ashish Reddy Bommana (Indian Institute of Technology Bhubaneswar, India) and Srinivas Boppu (Indian Institute of Technology Bhubaneswar, India)</i>	

B8: Hardware Acceleration for AI on the Edge – III

A Hybrid Opto-Electrical Floating-Point Multiplier	313
<i>Takumi Inaba (Kyushu University, Japan), Takatsugu Ono (Kyushu University, Japan), Koji Inoue (Kyushu University, Japan), and Satoshi Kawakami (Kyushu University, Japan)</i>	
Design and Analysis of a Nano-Photonic Processing Unit for Low-Latency Recurrent Neural Network Applications	321
<i>Eito Sato (Kyushu University, Japan), Koji Inoue (Kyushu University, Japan), and Satoshi Kawakami (Kyushu University, Japan)</i>	
Complex Human Activities Recognition Based on High Performance 1D CNN Model	330
<i>Raman Maurya (Singapore University of Technology and Design, Singapore), T. Hui Teo (Singapore University of Technology and Design, Singapore), Shi Hui Chua (Singapore University of Technology and Design, Singapore), Hwang-Cherng Chow (Chang Gung University, Taiwan), and I-Chyn Wey (Chang Gung University, Taiwan)</i>	

Implementation of Edge-Cloud Cooperative CNN Inference on an IoT Platform	337
<i>Yuan Wang (Kyushu University, Japan), Hidetomo Shibamura (Kyushu University, Japan), KuanYi Ng (Kyushu University, Japan), and Koji Inoue (Kyushu University, Japan)</i>	

A9: Multicore/Manycore Interconnects

Turn-Aware Application Mapping using Reinforcement Learning in Power Gating-Enabled Network on Chip	345
<i>Mohammadmehdi Shammasi (University of Victoria, Canada), Mohammad Baharloo (University of Victoria, Canada), Meisam Abdollahi (University of Victoria, Canada), and Amirali Baniasadi (University of Victoria, Canada)</i>	
Intelligent Congestion Control for NoC Architecture in Gem5 Simulator	353
<i>Smriti Srivastava (RV College of Engineering, India), Mushtaq Ahmed Shaikh (RV College of Engineering, India), Shivaneetha G (RV College of Engineering, India), and Minal Moharir (RV College of Engineering, India)</i>	
Distance Aware Compression for Low Latency High Bandwidth Interconnection Network	361
<i>Yuqing Zhou (keio university, Japan), Naoya Niwa (keio university, Japan), and Hideharu Amano (keio university, Japan)</i>	
A Reconfigurable Design of Flexible-Arbitrated Crossbar Interconnects in Multi-core SoC System	368
<i>Xuewen He (Nanjing University, China), Yajie Wu (Nanjing University, China), Yichuan Bi (Nanjing University, China), Jie Liu (Nanjing University, China), Li Du (Nanjing University, China), and Yuan Du (Nanjing University, China)</i>	

A10: Embedded Multicore/Manycore SoC Architectures and Programming – II

A Realization of IO Physical Memory Protection for RISC-V Systems	375
<i>Jien Hau Ng (StarFive Technology International Sdn. Bhd., Malaysia), Chee Hong Ang (StarFive Technology International Sdn. Bhd., Malaysia), and Hwa Chaw Law (StarFive Technology International Sdn. Bhd., Malaysia)</i>	
Parameterizable Mobile Workloads for Adaptable Base Station Optimizations	381
<i>Julian Robledo (Technische Universität Dresden, Germany) and Jeronimo Castrillon (Technische Universität Dresden, Germany)</i>	
Efficient Hardware Architecture for Posit Addition/Subtraction	387
<i>Susheel Ujwal Siddamshetty (Indian Institute of Technology Bhubaneswar, India), Srinivas Boppu (Indian Institute of Technology Bhubaneswar, India), and Debapratim Ghosh (Indian Institute of Technology Bhubaneswar, India)</i>	

Author Index	395
---------------------------	------------