

2022 25th Euromicro Conference on Digital System Design (DSD 2022)

**Maspalomas, Spain
31 August - 2 September 2022**

Pages 1-463



**IEEE Catalog Number: CFP22291-POD
ISBN: 978-1-6654-7405-4**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22291-POD
ISBN (Print-On-Demand):	978-1-6654-7405-4
ISBN (Online):	978-1-6654-7404-7
ISSN:	2639-3859

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2022 25th Euromicro Conference on Digital System Design (DSD) **DSD 2022**

Table of Contents

Message from the General Chair	xxii
Message from the Program Chairs	xxiii
Program Committee	xxv
Reviewers	xxxii
Keynote Speakers	xxxvii

HW-SW Reconfigurability

A Supervisory Control Approach for Scheduling Real-Time Periodic Tasks on Dynamically Reconfigurable Platforms	1 <i>Cherinet Kejela (IIT Guwahati, India), Rajesh Devaraj (Nvidia Graphics, India), Arnab Sarkar (IIT Kharagpur, India), and Sangeet Saha (The University Of Huddersfield, England)</i>
Towards Hardware Support for FPGA Resource Elasticity	9 <i>Ahsan Javed Awan</i>
Analysis of Graph Processing in Reconfigurable Devices for Edge Computing Applications	16 <i>Kaan Olgı (University of Bristol, United Kingdom), Kris Nikov (University of Bristol, United Kingdom), and Jose Nunez-Yanez (Linkoping University, Sweden)</i>
moreMCU: A Runtime-Reconfigurable RISC-V Platform for Sustainable Embedded Systems	24 <i>Tobias Scheipel (Graz University of Technology, Austria), Florian Angermair (Graz University of Technology, Austria), and Marcel Baunach (Graz University of Technology, Austria)</i>

Approximate Computing

EARL: An Efficient Approximate HaRdware Framework for AcceLerating Fault Tree Analysis	32 <i>Salar Hashemi (Amirkabir University of Technology (Tehran Polytechnic), Iran), Amir M. Hajisadeghi (Amirkabir University of Technology (Tehran Polytechnic), Iran), and Hamid R. Zarandi (Amirkabir University of Technology (Tehran Polytechnic), Iran)</i>
ESAS: Exponent Series Based Approximate Square Root Design	39 <i>Omkar G Ratnaparkhi (International Institute of Information Technology, India) and Madhav Rao (International Institute of Information Technology, India)</i>

An Approximate Carry Disregard Multiplier with Improved Mean Relative Error Distance and Probability of Correctness	46
<i>N. Amirafshar (Iran University of Science and Technology, Iran), A. S. Baroughi (Iran University of Science and Technology, Iran), H. S. Shahhoseini (Iran University of Science and Technology, Iran), and N. TaheriNejad (TU Wien, Austria)</i>	
A Majority-Based Approximate Adder for FPGAs	53
<i>Behnam Ghavami (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran; Shiraz University, Iran), Mahdi Sajedi (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran; Shiraz University, Iran), Mohsen Raji (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran; Shiraz University, Iran), Zhenman Fang (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran; Shiraz University, Iran), and Lesley Shannon (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran; Shiraz University, Iran)</i>	
AxE: An Approximate–Exact Multi-Processor System-on-Chip Platform	60
<i>A. S. Baroughi (Iran University of Science and Technology, Iran), S. Huemer (Technische Universität Wien, Austria), H. S. Shahhoseini (Iran University of Science and Technology, Iran), and N. TaheriNejad (Technische Universität Wien, Austria)</i>	

Applications

ImageSpec: Efficient High-Level Synthesis of Image Processing Applications	67
<i>Abdul Khader Thalakkattu Moosa (New York University, USA), Nilotpolo Sarma (Indian Institute of Technology Guwahati, India), and Chandan Karfa (Indian Institute of Technology Guwahati, India)</i>	
High-Level Synthesis of Geant4 Particle Transport Application for FPGA	75
<i>Ramakant Joshi (Indian Institute of Science, India) and Kuruvilla Varghese (Indian Institute of Science, India)</i>	
A YOLO v3-Tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-Time Region of Interest Detection	84
<i>Viktor Herrmann (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Justin Knapheide (University of Potsdam, Germany; Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Fritjof Steinert (University of Potsdam, Germany; Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), and Benno Stabernack (University of Potsdam, Germany; Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany)</i>	
PositIV: A Configurable Posit Processor Architecture for Image and Video Processing	93
<i>Akshat Ramachandran (Veermata Jijabai Technological Institute, India), John Gustafson (Vq Research Inc., USA), Anusua Roy (Veermata Jijabai Technological Institute, India), Rizwan Ahmed Ansari (Veermata Jijabai Technological Institute, India), and Rohin Daruwala (Veermata Jijabai Technological Institute, India)</i>	

A Low-Complexity FPGA TDC Based on a DSP Delay Line and a Wave Union Launcher	101
<i>Zijie Wang (University of Bristol, UK), Jiajun Lu (University of Bristol, UK), and Jose Nunez-Yanez (Linkoping University, Sweden)</i>	
FP-SLIC: A Fully-Pipelined FPGA Implementation of Superpixel Image Segmentation	109
<i>Adnan Ghaderi (Mälardalen University, Sweden), Carl Ahlberg (Mälardalen University, Sweden), Magnus Östgren (Mälardalen University, Sweden), Fredrik Ekstrand (Mälardalen University, Sweden), and Mikael Ekström (Mälardalen University, Sweden)</i>	
Skeptical Dynamic Dependability Management for Automated Systems	118
<i>Fabio Arnez (Université Paris-Saclay, France; Equal contribution), Guillaume Ollier (Université Paris-Saclay, France; Equal contribution), Ansgar Rademacher (Université Paris-Saclay, France), Morayo Adedjouma (Université Paris-Saclay, France), Simos Gerasimou (University of York, United Kingdom), Chokri Mraidha (Université Paris-Saclay, France), and François Terrier (Université Paris-Saclay, France)</i>	
Energy-Efficient Radix-4 Belief Propagation Polar Code Decoding using an Efficient Sign-Magnitude Adder and Clock Gating	126
<i>Oguz Meteer (University of Twente, The Netherlands), Arvid van den Brink (University of Twente, The Netherlands), and Marco Bekooij (NXP Semiconductors, The Netherlands)</i>	

Modeling and Simulation

Task Mapping and Scheduling in FPGA-Based Heterogeneous Real-Time Systems: A RISC-V Case-Study	134
<i>Sallar Ahmadi-Pour (University of Bremen, Germany), Sangeet Saha (University of Essex, United Kingdom), Vladimir Herdt (University of Bremen, Germany; Cyber-Physical Systems, DFKI GmbH, Germany), Rolf Drechsler (University of Bremen, Bremen, Germany; Cyber-Physical Systems, DFKI GmbH, Germany), and Klaus McDonald-Maier (University of Essex, United Kingdom)</i>	
X-on-X: Distributed Parallel Virtual Platforms for Heterogeneous Systems	142
<i>Lukas Jünger (RWTH Aachen University), Simon Winther (RWTH Aachen University), and Rainer Leupers (RWTH Aachen University)</i>	
Placement of Chains of Real-Time Tasks on Heterogeneous Platforms Under EDF Scheduling	149
<i>Daniel Casini (Scuola Superiore Sant'Anna, Italy) and Alessandro Biondi (Scuola Superiore Sant'Anna, Italy)</i>	
Prebypass: Software Register File Bypassing for Reduced Interconnection Architectures	157
<i>Kanishkan Vadivel (Eindhoven University of Technology, The Netherlands), Barry de Bruin (Eindhoven University of Technology, The Netherlands), Roel Jordans (Eindhoven University of Technology, The Netherlands), Henk Corporaal (Eindhoven University of Technology, The Netherlands), and Pekka Jääskeläinen (Tampere University, Tampere, Finland)</i>	
Decomposition of Transition Systems into Sets of Synchronizing Free-Choice Petri Nets	165
<i>Viktor Teren (Università degli Studi di Verona, Italy), Jordi Cortadella (Universitat Politècnica de Catalunya, Spain), and Tiziano Villa (Università degli Studi di Verona, Italy)</i>	

Adaptive Exploration Based Routing for Spatial Isolation in Mixed Criticality Systems	174
<i>Nidhi Anantharajaiah (Institut für Technik der Informationsverarbeitung (ITIV), Karlsruhe Institute of Technology (KIT), Germany) and Juergen Becker (Institut für Technik der Informationsverarbeitung (ITIV), Karlsruhe Institute of Technology (KIT), Germany)</i>	
A Hybrid Scheduling Mechanism for Multi-Programming in Mixed-Criticality Systems	181
<i>Mohammed Bawatna (Technische Universität Dresden, Germany), Behnaz Ranjbar (Technische Universität Dresden, Germany), and Akash Kumar (Technische Universität Dresden, Germany)</i>	
Hardware Support for Predictable Resource Sharing in Virtualized Heterogeneous Multicores	189
<i>Timo Sandmann (Institut fuer Technik der Informationsverarbeitung (ITIV), Karlsruhe Institute of Technology (KIT), Germany) and Jürgen Becker (Institut fuer Technik der Informationsverarbeitung (ITIV), Karlsruhe Institute of Technology (KIT), Germany)</i>	

Artificial Intelligence Implementations

Evaluation of Early-Exit Strategies in Low-Cost FPGA-Based Binarized Neural Networks	197
<i>Minxuan Kong (University of Bristol, the United Kingdom), Kris Nikov (University of Bristol, the United Kingdom), and Jose Luis Nunez-Yanez (Linkoping University, Sweden)</i>	
Inference Time Reduction of Deep Neural Networks on Embedded Devices: A Case Study	205
<i>Isma-Iiou Sado (KTH Royal Institute of Technology, Sweden), Seyed Morteza Nabavinejad (Institute for Research in Fundamental Sciences (IPM), Iran), Zhonghai Lu (KTH Royal Institute of Technology, Sweden), and Masoumeh Ebrahimi (KTH Royal Institute of Technology, Sweden)</i>	
PosAx-O: Exploring Operator-Level Approximations for Posit Arithmetic in Embedded AI/ML	214
<i>Amritha Immaneni (Technische Universität Dresden, Germany), Salim Ullah (Technische Universität Dresden, Germany), Suresh Nambi (Technische Universität Dresden, Germany), Siva Satyendra Sahoo (Technische Universität Dresden, Germany), and Akash Kumar (Technische Universität Dresden, Germany)</i>	
A Clustering-Based Scoring Mechanism for Malicious Model Detection in Federated Learning	224
<i>Cem Caglayan (Bogazici University, Turkey) and Arda Yurdakul (Bogazici University, Turkey)</i>	

RISC-V Architecture

A Resilient System Design to Boot a RISC-V MPSoC	232
<i>Antti Nurmi (Nokia, Finland), Antti Rautakoura (Tampere University, Finland), Henri Lunnikivi (Tampere University, Finland), and Timo D. Hämäläinen (Tampere University, Finland)</i>	
RISC-V Core with Approximate Multiplier for Error-Tolerant Applications	239
<i>Anu Verma (Indian Institute of Technology, India), Priyamvada Sharma (Samsung Semiconductor India research (SSIR), India), and Bishnu Prasad Das (Indian Institute of Technology, India)</i>	

Suitability of ISAs for Data Paths Based on Redundant Number Systems: Is RISC-V the best?	247
<i>Johannes Knödtel (Brandenburg University of Technology, Germany), Sebastian Rachuj (Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany), and Marc Reichenbach (Brandenburg University of Technology, Germany)</i>	
Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI .	254
<i>Victor Soria-Pardos (Barcelona Supercomputing Center (BSC)), Max Doblas (Barcelona Supercomputing Center (BSC)), Guillem López-Paradís (Barcelona Supercomputing Center (BSC)), Gerard Candón (Cudasip), Narcís Rodas (Barcelona Supercomputing Center (BSC)), Xavier Carril (Barcelona Supercomputing Center (BSC)), Pau Fontova-Musté (Barcelona Supercomputing Center (BSC)), Neiel Leyva (Barcelona Supercomputing Center (BSC)), Santiago Marco-Sola (Barcelona Supercomputing Center (BSC)), and Miquel Moretó (Barcelona Supercomputing Center (BSC))</i>	

HW Architectures

Coherency Traffic Reduction in Manycore Systems	262
<i>Erdem Derebasoglu (Bilkent University, Turkey), Ismail Kadayif (Canakkale Onsekiz Mart University, Turkey), and Ozcan Ozturk (Bilkent University, Turkey)</i>	
Investigating Novel 3D Modular Schemes for Large Array Topologies: Power Modeling and Prototype Feasibility	268
<i>Pakon Thuphairo (University of York, United Kingdom), Christopher Bailey (University of York, United Kingdom), Anthony Moulds (University of York, United Kingdom), and Jim Austin (University of York (retired), United Kingdom)</i>	
Ballast: Implementation of a Large MP-SoC on 22nm ASIC Technology	276
<i>Antti Rautakoura (Tampere University, Finland), Timo Hämäläinen (Tampere University, Finland), Ari Kulmala (Tampere University, Finland), Tero Lehtinen (Nokia, Finland), Mehdi Duman (Nokia, Finland), and Mohamed Ibrahim (Nokia, Finland)</i>	
Hardware Architecture for High Throughput Event Visual Data Filtering with Matrix of IIR Filters Algorithm	284
<i>Marcin Kowalczyk (AGH University of Science and Technology, Poland) and Tomasz Kryjak (AGH University of Science and Technology, Poland)</i>	

Keynote

Open-Source Research on Time-Predictable Computer Architecture	292
<i>Martin Schoeberl (Technical University of Denmark)</i>	

AAMTM: Applications, Architectures, Methods and Tools for Machine – and Deep Learning

PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices	298
<i>Yang Hu (University of Southern California, USA), Connor Imes (University of Southern California, USA), Xuanang Zhao (Unaffiliated, China), Souvik Kundu (University of Southern California, USA), Peter A. Beerel (University of Southern California, USA), Stephen P. Crago (University of Southern California, USA), and John Paul Walters (University of Southern California, USA)</i>	
Co-Optimizing Sensing and Deep Machine Learning in Automotive Cyber-Physical Systems	308
<i>Joydeep Dey (Colorado State University, USA) and Sudeep Pasricha (Colorado State University, USA)</i>	
An FPGA Based Tiled Systolic Array Generator to Accelerate CNNs	316
<i>Veerendra S Devaraddi (International Institute of Information Technology Bangalore, India) and Nanditha Rao (International Institute of Information Technology Bangalore, India)</i>	
CPU-GPU Layer-Switched Low Latency CNN Inference	324
<i>Ehsan Aghapour (University of Amsterdam), Dolly Sapra (University of Amsterdam), Andy Pimentel (University of Amsterdam), and Anuj Pathania (University of Amsterdam)</i>	
MVSTT: A Multi-Value Computation-in-Memory Based on Spin-Transfer Torque Memories	332
<i>Atousa Jafari (Karlsruhe Institute of Technology, Germany), Mahta Mayahinia (Karlsruhe Institute of Technology, Germany), Soyed Tuhin Ahmed (Karlsruhe Institute of Technology, Germany), Christopher Münch (Karlsruhe Institute of Technology, Germany), and Mehdi B. Tahoori (Karlsruhe Institute of Technology, Germany)</i>	
TextBack: Watermarking Text Classifiers using Backdooring	340
<i>Nandish Chattopadhyay (Nanyang Technological University Singapore), Rajan Kataria (Dr. B R Ambedkar NIT, India), and Anupam Chattopadhyay (Nanyang Technological University, Singapore)</i>	
Hardware-Software Codesign of a CNN Accelerator	348
<i>Changjae Yi (Seoul National University), Donghyun Kang (Samsung Electronics), and Soonhoi Ha (Seoul National University)</i>	
SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing	357
<i>Rafael B Tonetto (Federal University of Rio Grande do Sul), Antonio Carlos S. Beck (Federal University of Rio Grande do Sul), and Gabriel L. Nazar (Federal University of Rio Grande do Sul)</i>	
Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Device	365
<i>Gerum Christoph (University of Tübingen), Frischknecht Adrian (University of Tübingen), Hald Tobias (University of Tübingen), Palomero Bernardo Paul (University of Tübingen), Konstantin Lübeck (University of Tübingen), and Bringmann Oliver (University of Tübingen)</i>	
Quantization: how far Should we go?	373
<i>Floran de Putter (Eindhoven University of Technology, the Netherlands) and Henk Corporaal (Eindhoven University of Technology, the Netherlands)</i>	

Breaking (and Fixing) Channel-Based Cryptographic Key Generation: A Machine Learning Approach	383
<i>Ihsen Alouani (Université Polytechnique Hauts-De-France, Queen's University Belfast, UK)</i>	
CaW-NAS: Compression Aware Neural Architecture Search	391
<i>Hadjer Benmeziane (Université Polytechnique Hauts-de-France, France), Hamza Ouarnoughi (Université Polytechnique Hauts-de-France, France), Smail Niar (Université Polytechnique Hauts-de-France, France), and Kaoutar El Maghraoui (IBM T. J. Watson Research Center, USA)</i>	
Co-Optimization of DNN and Hardware Configurations on Edge GPUs	398
<i>Halima Bouzidi (LAMIH/UMR CNRS, Universite Polytechnique Hauts-de-France, France), Hamza Ouarnoughi (LAMIH/UMR CNRS, Universite Polytechnique Hauts-de-France, France), Smail Niar (LAMIH/UMR CNRS, Universite Polytechnique Hauts-de-France, France), El-Ghazali Talbi (Universite de Lille, CNRS/CRISTAL INRIA Lille Nord Europe), and Abdessamad Ait El Cadi (LAMIH/UMR CNRS, Universite Polytechnique Hauts-de-France, France)</i>	
Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-Based SoC ..	406
<i>Gerlando Sciangula (Scuola Superiore Sant'Anna, Italy), Francesco Restuccia (University of California, United States), Alessandro Biondi (Scuola Superiore Sant'Anna, Italy), and Giorgio Buttazzo (Scuola Superiore Sant'Anna, Italy)</i>	
ARTS: An Adaptive Regularization Training Schedule for Activation Sparsity Exploration	415
<i>Zeqi Zhu (GrAI Matter Labs), Arash Pourtaherian (GrAI Matter Labs), Luc Waeijen (GrAI Matter Labs), Lennart Bamberg (GrAI Matter Labs), Egor Bondarev (Eindhoven University of Technology), and Orlando Moreira (GrAI Matter Labs)</i>	
RRAM-Based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming	423
<i>Grace Li Zhang (Technical University of Munich (TUM), Germany), Shuhang Zhang (Technical University of Munich (TUM), Germany), Hai (Helen) Li (Duke University, United States), and Ulf Schlichtmann (Technical University of Munich (TUM), Germany)</i>	
Partial Evaluation in Junction Trees	429
<i>Martin Roa Villegas (Eindhoven University of Technology, The Netherlands), Patrick W.A. Wijnings (Eindhoven University of Technology, The Netherlands; Sorama, Eindhoven, The Netherlands), Sander Stuijk (Eindhoven University of Technology, The Netherlands), and Henk Corporaal (Eindhoven University of Technology, The Netherlands)</i>	
DNAsim: Evaluation Framework for Digital Neuromorphic Architectures	438
<i>Sherif Eissa (Eindhoven University of Technology, The Netherlands), Sander Stuijk (Eindhoven University of Technology, The Netherlands), and Henk Corporaal (Eindhoven University of Technology, The Netherlands)</i>	

*Paul Delestrac (LIRMM, University of Montpellier, France), Lionel
Torres (LIRMM, University of Montpellier, France), and David Novo
(LIRMM, University of Montpellier, France)*

AHSA: Architectures and Hardware for Security Applications

A CFI Verification System Based on the RISC-V Instruction Trace Encoder	456
<i>Anthony Zgheib (Mines Saint-Etienne, CEA, Leti, Centre CMP, France), Olivier Potin (Mines Saint-Etienne, CEA, Leti, Centre CMP, France), Jean-Baptiste Rigaud (Mines Saint-Etienne, CEA, Leti, Centre CMP, France), and Jean-Max Dutertre (Mines Saint-Etienne, CEA, Leti, Centre CMP, France)</i>	
Variable-Length Instruction Set: Feature or Bug?	464
<i>Ihab Alshaer (Univ. Grenoble Alpes, France), Brice Colombier (Univ. Grenoble Alpes, France), Christophe Deleuze (Univ. Grenoble Alpes, France), Vincent Beroualle (Univ. Grenoble Alpes, France), and Paolo Maistri (Univ. Grenoble Alpes, France)</i>	
Towards Fine-Grained Side-Channel Instruction Disassembly on a System-on-Chip	472
<i>Julien Maillard (Univ. Grenoble Alpes, France; Univ. Limoges, France), Thomas Hiscock (Univ. Grenoble Alpes, France), Maxime Lecomte (Univ. Grenoble Alpes, France), and Christophe Clavier (Univ. Limoges, France)</i>	
Combination of ROP Defense Mechanisms for Better Safety and Security in Embedded Systems	480
<i>Kai Lehniger (IHP – Leibniz Institute for High, Germany), Mario Schötz (University of Applied Sciences, Germany), Jonas Jelonk (University of Applied Sciences, Germany), Peter Tabatt (University of Applied Sciences, Germany), Marcin Aftowicz (IHP – Leibniz Institute for High, Germany), and Peter Langendörfer (IHP – Leibniz Institute for High, Germany; BTU Cottbus-Senftenberg, Germany)</i>	
Side-Channel Analysis of Saber KEM using Amplitude-Modulated EM Emanations	488
<i>Ruize Wang (KTH Royal Institute of Technology, Sweden), Kalle Ngo (KTH Royal Institute of Technology, Sweden), and Elena Dubrova (KTH Royal Institute of Technology, Sweden)</i>	
Be My Guess: Guessing Entropy vs. Success Rate for Evaluating Side-Channel Attacks of Secure Chips	496
<i>Julien Béguinot (LTCI, Télécom Paris, Institut Polytechnique de Paris, France), Wei Cheng (Secure-IC S.A.S., France; LTCI, Télécom Paris, Institut Polytechnique de Paris, France), Sylvain Guillet (Secure-IC S.A.S., France; LTCI, Télécom Paris, Institut Polytechnique de Paris, France), and Olivier Rioul (LTCI, Télécom Paris, Institut Polytechnique de Paris, France)</i>	

Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis	504
<i>Johanna Baehr (Technical University of Munich, Germany), Alexander Hepp (Technical University of Munich, Germany), Michaela Brunner (Technical University of Munich, Germany), Maja Malenko (Hensoldt Cyber GmbH, Germany), and Georg Sigl (Technical University of Munich, Germany; Fraunhofer Institute for Applied and Integrated Security (AISEC), Germany)</i>	
Implementation of the Rainbow Signature Scheme on SoC FPGA	513
<i>Tomáš Preučil (Czech Technical University: Faculty of Information Technology, Czech Republic), Petr Socha (Czech Technical University: Faculty of Information Technology, Czech Republic), and Martin Novotny (Czech Technical University: Faculty of Information Technology, Czech Republic)</i>	
Electromagnetic Leakage Assessment of a Proven Higher-Order Masking of AES S-Box	520
<i>Nicolas Bordes (Univ. Grenoble Alpes, France) and Paolo Maistri (Univ. Grenoble Alpes, France)</i>	
Efficient Modular Polynomial Multiplier for NTT Accelerator of Crystals-Kyber	528
<i>Yuma Itabashi (Tohoku University, Japan; CREST, Japan), Rei Ueno (Tohoku University, Japan; CREST, Japan), and Naofumi Homma (Tohoku University, Japan; CREST, Japan)</i>	
On the Characterization of Jitter in Ring Oscillators using Allan Variance for True Random Number Generator Applications	534
<i>L. Benea (Univ. Grenoble Alpes, CEA, France), M. Carmona (Univ. Grenoble Alpes, CEA, France), F. Pebay-Peyroula (Univ. Grenoble Alpes, CEA, France), and R. Wacquez (Univ. Grenoble Alpes, CEA, France; CEA-Leti, Centre CMP, Equipe Commune CEA Leti- Mines Saint-Etienne, France)</i>	
FPGA Implementation of BIKE for Quantum-Resistant TLS	539
<i>Andrea Galimberti (Politecnico di Milano, Italy), Davide Galli (Politecnico di Milano, Italy), Gabriele Montanaro (Politecnico di Milano, Italy), William Fornaciari (Politecnico di Milano, Italy), and Davide Zoni (Politecnico di Milano, Italy)</i>	
Evaluating Cryptographic Extensions On A RISC-V Simulation Environment	548
<i>Parangat Sud (University of Passau, Germany), Shekoufeh Neisarian (University of Passau, Germany), and Elif Bilge Kavun (University of Passau, Germany)</i>	
SecDec : Secure Decode Stage Thanks to Masking of Instructions with the Generated Signals	556
<i>Gaëtan Leplus (Univ. Grenoble Alpes, CEA, Leti), Olivier Savry (Univ. Grenoble Alpes, CEA, Leti), and Lilian Bossuet (Jean Monnet University, France)</i>	
Mobile Systems Secure State Management	564
<i>Paolo Amato (Micron Technology Inc., Italy), Niccolò Izzo (Politecnico di Milano, Italy), and Carlo Meijer (Radboud University, Italy)</i>	

ASHWPA: Advanced Systems in Healthcare, Wellness and Personal Assistance

In Vitro Testbed Platform for Evaluating Small Volume Contrast Agents via Magnetic Resonance Imaging	572
<i>Mireia Perera-Gonzalez (Northeastern University, USA), Kristine Y. Ma (Northeastern University, USA), Chris A. Flask (Case Western Reserve University, USA), and Heather A. Clark (Northeastern University, USA)</i>	
CELR: Cloud Enhanced Local Reconstruction from Low-dose Sparse Scanning Electron Microscopy Images	577
<i>Floran de Putter (Eindhoven University of Technology, the Netherlands), Maurice Peemen (Thermo Fisher Scientific, the Netherlands), Pavel Potocek (Thermo Fisher Scientific, the Netherlands), Remco Schoenmakers (Thermo Fisher Scientific, the Netherlands), and Henk Corporaal (Eindhoven University of Technology, the Netherlands)</i>	
A Smart Floor Device of an Exergame Platform for Elderly Fall Prevention	585
<i>Christos Goumopoulos (University of the Aegean, Greece), Damianos Ougkrenidis (Depia Automations, Greece), Dimitris Gklavakis (Depia Automations, Greece), and Iraklis Ioannidis (Depia Automations, Greece)</i>	
GPU Based Implementation for the Pre-Processing of Radar-Based Human Activity Recognition ...	593
<i>Alexandre Bordat (CY Cergy Paris University, France; BlueLinea, France), Petr Dobias (CY Cergy Paris University, France; ESIEE-IT, France), Julien Le Kernev (CY Cergy Paris University, France; University of Glasgow, United Kingdom), David Guyard (BlueLinea, France), and Olivier Romain (CY Cergy Paris University, France; University of Glasgow, United Kingdom)</i>	
On the Validation of Multi-Level Personalised Health Condition Model	599
<i>Najma Taimoor (Vienna University of Technology, Austria) and Semeen Rehman (Vienna University of Technology, Austria)</i>	
Towards Skin Cancer Self-Monitoring Through an Optimized MobileNet with Coordinate Attention	607
<i>Maria Castro-Fernández (University of Las Palmas de Gran Canaria, Spain), Abián Hernández (University of Las Palmas de Gran Canaria, Spain), Himar Fabelo (University of Las Palmas de Gran Canaria, Spain; Fundación Canaria Instituto de Investigación Sanitaria de Canarias (FIISC), Spain), Francisco J. Balea-Fernández (University of Las Palmas de Gran Canaria, Spain), Samuel Ortega (Norwegian Institute of Food Fisheries and Aquaculture Research (NOFIMA), Norway), and Gustavo M. Callicó (University of Las Palmas de Gran Canaria, Spain)</i>	

DCPS: Design of Cyber-Physical Systems

Event-Driven Programming of FPGA-Accelerated ROS 2 Robotics Applications	615
<i>Christian Lienau (Paderborn University, Germany) and Marco Platzner (Paderborn University, Germany)</i>	

Real-Time Polling Task: Design and Analysis	624
<i>Benoit Varillon (Université de Toulouse, France), Jean-Baptiste Chaudron (Université de Toulouse, France), David Doose (Université de Toulouse, France), and Charles Lesire (Université de Toulouse, France)</i>	
Design Space Exploration for Distributed Cyber-Physical Systems: State-of-the-art, Challenges, and Directions	632
<i>Marius Herget (University of Amsterdam, Netherlands), Faezeh Sadat Saadatmand (Leiden University, Netherlands), Martin Bor (University of Amsterdam, Netherlands), Ignacio González Alonso (ASML Netherlands B.V., Netherlands), Todor Stefanov (Leiden University, Netherlands), Benny Akesson (University of Amsterdam, Netherlands; ESI (TNO), Netherlands), and Andy D. Pimentel (University of Amsterdam, Netherlands)</i>	
How are Industry 4.0 Reference Architectures Used in CPPS Development?	641
<i>David Haunschmied (Johannes Kepler University Linz, Austria) and Udo Kannengiesser (Johannes Kepler University Linz, Austria)</i>	
Monitoring Framework to Support Mixed-Criticality Applications on Multicore Platforms	649
<i>Gautam Gala (Technische Universität Kaiserslautern, Germany), Carlos Rodriguez (Technische Universität Kaiserslautern, Germany), Gabriele Monaco (Technische Universität Kaiserslautern, Germany), Javier Castillo (Technische Universität Kaiserslautern, Germany), Gerhard Fohler (Technische Universität Kaiserslautern, Germany), Veaceslav Falico (Huawei Technologies Duesseldorf GmbH, Germany), and Sergey Tverdyshev (Huawei Technologies Duesseldorf GmbH, Germany)</i>	

DTFT: Dependability, Testing and Fault Tolerance in Digital Systems

Towards Resilient QDI Pipeline Implementations	657
<i>Zaheer Tabassam (TU Wien, Austria) and Andreas Steininger (TU Wien, Austria)</i>	
Nonlinear Compression Block Codes Search Strategy	665
<i>Ondrej Novák (Technical University in Liberec, Czech Republic)</i>	
IMMizer: An Innovative Cost-Effective Method for Minimizing Assertion Sets	671
<i>Mohammad Reza Heidari Iman (Tallinn University of Technology, Estonia), Jaan Raik (Tallinn University of Technology, Estonia), Gert Jervan (Tallinn University of Technology, Estonia), and Tara Ghasempouri (Tallinn University of Technology, Estonia)</i>	
Verifying Liveness and Real-Time of OS-Based Embedded Software	679
<i>Leandro Batista Ribeiro (Graz University of Technology, Austria), Drona Nagarajan (Graz University of Technology, Austria), Vignesh Manjunath (Pro2Future GmbH, Austria), Muhammad Tanveer Ali Ahmad (Pro2Future GmbH, Austria), and Marcel Baunach (Graz University of Technology, Austria)</i>	
Verification of Calculations of Non-Homogeneous Markov Chains using Monte Carlo Simulation..	689
<i>Jan Řezníček (Czech Technical University in Prague, Czech Republic), Martin Kohlik (Czech Technical University in Prague, Czech Republic), and Hana Kubátová (Czech Technical University in Prague, Czech Republic)</i>	

Towards a Real-Time Smart Prognostics and Health Management (PHM) of Safety Critical Embedded Systems	696
--	-----

*Juliano Pimentel (University of Derby, UK), Alistair A. McEwan
(University of Derby, UK), and Hong Qing Yu (University of Derby, UK)*

A Holistic Hardware-Software Approach for Fault-Aware Embedded Systems	704
--	-----

*Fabian Kempf (Karlsruhe Institute of Technology), Christoph Kühbacher
(University of Augsburg), Christian Mellwig (University of Augsburg),
Sebastian Altmeyer (University of Augsburg), Theo Ungerer (University
of Augsburg), and Juergen Becker (Karlsruhe Institute of Technology)*

EPDSD: European Projects in Digital System Design

RED-SEA: Network Solution for Exascale Architectures	712
--	-----

*Andrea Biagioli (Istituto Nazionale di Fisica Nucleare, Italy), Paolo
Cretaro (Istituto Nazionale di Fisica Nucleare, Italy), Ottorino
Frezza (Istituto Nazionale di Fisica Nucleare, Italy), Francesca Lo
Cicero (Istituto Nazionale di Fisica Nucleare, Italy), Alessandro
Lonardo (Istituto Nazionale di Fisica Nucleare, Italy), Michele
Martinelli (Istituto Nazionale di Fisica Nucleare, Italy), Pier
Stanislao Paolucci (Istituto Nazionale di Fisica Nucleare, Italy),
Elena Pastorelli (Istituto Nazionale di Fisica Nucleare, Italy),
Francesco Simula (Istituto Nazionale di Fisica Nucleare, Italy),
Matteo Turisini (Istituto Nazionale di Fisica Nucleare, Italy), Piero
Vicini (Istituto Nazionale di Fisica Nucleare, Italy), Roberto
Ammendola (Istituto Nazionale di Fisica Nucleare, Italy), Pascale
Bernier-Bruna (ATOS, France), Claire Chen (ATOS, France), Said
Derradji (ATOS, France), Stephane Guez (ATOS, France), Pierre-Axel
Lagadec (ATOS, France), Gregoire Pichon (ATOS, France), Etienne Walter
(ATOS, France), Gaetan De Cossowski (CEA, France), Matthieu Hautreaux
(CEA, France), Stephane Mathieu (CEA, France), Gilles Moreau (CEA,
France), Marc Perache (CEA, France), Hugo Taboada (CEA, France),
Torsten Hoefer (ETH Zurich, Switzerland), Timo Schneider (ETH Zurich,
Switzerland), Matteo Barnaba (Exact Lab, Italy), Giuseppe Piero
Brandino (Exact Lab, Italy), Francesco De Giorgi (Exact Lab, Italy),
Matteo Poggi (Exact Lab, Italy), Iakovos Mavridis (Exapsys, Greece),
Yannis Papaefstathiou (Exapsys, Greece), Nikolaos Tampouratzis
(Exapsys, Greece), Benjamin Kalisch (Extoll, Germany), Ulrich
Krackhardt (Extoll, Germany), Mondrian Nuessle (Extoll, Germany),
Pantelis Xirouchakis (FORTH, Greece), Vangelis Mageiroopoulos (FORTH,
Greece), Michalis Gianioudis (FORTH, Greece), Harisis Loukas (FORTH,
Greece), Aggelos Ioannou (FORTH, Greece), Nikos Kallimanis (Forth,
Greece), Nikos Chrysos (FORTH, Greece), Manolis Katevenis (FORTH,
Greece), Wolfgang Frings (Julich Research Centre, Germany), Dominik
Gottwald (Julich Research Centre, Germany), Felime Guimaraes (Julich
Research Centre, Germany), Max Holicki (Julich Research Centre,
Germany), Volker Marx (Julich Research Centre), Yannik Muller (Julich
Research Centre, Germany), Carsten Clauss (ParTec, Germany), Hugo
Falter (ParTec, Germany), Xu Huang (ParTec, Germany), Jennifer Lopez
Barillao (ParTec, Germany), Thomas Moschny (ParTec, Germany), Simon
Pickartz (ParTec, Germany), Francisco J. Alfaro (University of
Castilla-La Mancha, Spain), Jesus Escudero-Sahuquillo (University of
Castilla-La Mancha, Spain), Pedro Javier Garcia (University of
Castilla-La Mancha, Spain), Francisco J. Quiles (University of
Castilla-La Mancha, Spain), Jose L. Sanchez (University of Castilla-La
Mancha, Spain), Adrian Castello (Universidad Politecnica de Valencia,
Spain), Jose Duro (Universidad Politecnica de Valencia, Spain), Maria
Engracia Gomez (Universidad Politecnica de Valencia, Spain), Enrique
Quintana (Universidad Politecnica de Valencia, Spain), Julio
Sahuquillo (Universidad Politecnica de Valencia, Spain), and Eugenio
Stabile (Universidad Politecnica de Valencia, Spain)*

Abeto Framework: A Solution for Heterogeneous IP Management	720
<i>Antonio J. Sánchez (Universidad de Las Palmas de Gran Canaria, Spain), Yubal Barrios (Universidad de Las Palmas de Gran Canaria, Spain), Diego Ventura (Universidad de Las Palmas de Gran Canaria), Lucana Santos (European Space Research and Technology Centre, the Netherlands), and Roberto Sarmiento (Universidad de Las Palmas de Gran Canaria, Spain)</i>	
Sense and Control of Oscillating MEMS Mirrors	726
<i>Norbert Druml (Infineon Technologies Austria AG, Austria), Philipp Greiner (Infineon Technologies Austria AG, Austria), Ievgeniia Maksymova (Infineon Technologies Austria AG, Austria), and Leonhard Niedermueller (Infineon Technologies Austria AG, Austria)</i>	
COMP4DRONES: Key Enabling Technologies for Drones to Enhance Mobility and Logistics Operations	733
<i>Réda Nouaer (Université Paris-Saclay, CEA, France), Raphaël Lallement (Université Paris-Saclay, CEA, France), Rodrigo Castiñeira (Indra Sistemas S.A, Spain), Jean-Frédéric Real (Scalian, France), and Jean-Patrick Mascomere (Total Energies, France)</i>	
Sentient Spaces: Intelligent Totem Use Case in the ECSEL FRACTAL Project	741
<i>Federica Caruso (Università degli Studi dell'Aquila), Tania Di Mascio (Università degli Studi dell'Aquila), Daniele Frigioni (Università degli Studi dell'Aquila), Luigi Pomante (Università degli Studi dell'Aquila), Giacomo Valente (Università degli Studi dell'Aquila), Stefano Delucchi (AITEK Srl), Paolo Burgio (Università degli Studi di Modena e Reggio Emilia), Manuel Di Frangia (MODIS Srl), Luca Paganin (Rulex Srl), Chiara Garibotto (Università degli Studi di Genova), and Damiano Vallocchia (Ro Technology Srl)</i>	
Network on Privacy-Aware Audio-and Video-Based Applications for Active and Assisted Living: GoodBrother Project	748
<i>Nicolas Sklavos (University of Patras, Hellas), Maria Pantopoulou (Purdue University, USA), and Francisco Florez-Revuelta (University of Alicante, Spain)</i>	
SmartDelta: Automated Quality Assurance and Optimization in Incremental Industrial Software Systems Development	754
<i>Mehrdad Saadatmand (RISE Research Institutes of Sweden, Sweden), Eduard Paul Enoiu (Mälardalen University, Sweden), Holger Schlingloff (Fraunhofer FOKUS, Germany), Michael Felderer (University of Innsbruck, Austria), and Wasif Afzal (Mälardalen University, Sweden)</i>	

FTET: Future Trends in Emerging Technologies

Polynomial Formal Verification of Approximate Adders	761
<i>Martha Schnieber (University of Bremen, Germany), Saman Froehlich (University of Bremen, Germany), and Rolf Drechsler (DFKI GmbH and University of Bremen, Germany)</i>	

SAT-Based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library	769
<i>Abhoy Kole (JIS University, India), Kamalika Datta (German Research Centre for Artificial Intelligence (DFKI), Germany), Indranil Sengupta (JIS University, India; Indian Institute of Technology, India), and Rolf Drechsler (University of Bremen, Germany; German Research Centre for Artificial Intelligence (DFKI), Germany)</i>	
Optimizing Lattice-Based Post-Quantum Cryptography Codes for High-Level Synthesis	777
<i>Andrea Guerrieri (University of Applied Sciences and Arts Western Switzerland, Switzerland; École Polytechnique Fédérale de Lausanne, Switzerland), Gabriel Da Silva Marques (University of Applied Sciences and Arts Western Switzerland, Switzerland), Francesco Regazzoni (University of Amsterdam, The Netherlands; Università della Svizzera Italiana, Switzerland), and Andres Upegui (University of Applied Sciences and Arts Western Switzerland, Switzerland)</i>	
Designing Approximate Arithmetic Circuits with Combined Error Constraints	785
<i>Milan Češka (Brno University of Technology, Czech Republic), Jiří Matyáš (Brno University of Technology, Czech Republic), Vojtech Mrazek (Brno University of Technology, Czech Republic), and Tomáš Vojnar (Brno University of Technology, Czech Republic)</i>	
Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles	793
<i>Kamalika Datta (German Research Centre for Artificial Intelligence (DFKI), Germany), Saeideh Shirinzadeh (German Research Centre for Artificial Intelligence (DFKI), Germany; Fraunhofer Institute for Systems and Innovation Research (ISI), Germany), Phrangboklang Lyngton Thangkhiew (Indian Institute of Information Technology, India), Indranil Sengupta (JIS University, India; Indian Institute of Technology, India), and Rolf Drechsler (University of Bremen, Germany; German Research Centre for Artificial Intelligence (DFKI), Germany)</i>	
Technology Mapping for PAIG Optimised Polymorphic Circuits	801
<i>Richard Růžička (Brno University of Technology, Faculty of Information Technology, Czech Republic) and Václav Šimek (Brno University of Technology, Faculty of Information Technology, Czech Republic)</i>	
MEDA Biochip Based Single-Target Fluidic Mixture Preparation with Minimum Wastage	809
<i>Debraj Kundu (Indian Institute of Technology Roorkee, India) and Sudip Roy (Indian Institute of Technology Roorkee, India)</i>	
Generation of Verified Programs for In-Memory Computing	815
<i>Froehlich Saman (University of Bremen, Germany and Cyber-Physical Systems, DFKI GmbH, Germany) and Drechsler Rolf (University of Bremen, Germany and Cyber-Physical Systems, DFKI GmbH, Germany)</i>	
SMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology	821
<i>Saeed Seyedfaraji (Vienna University of Technology (TU-Wien), Austria), Baset Mesgari (Vienna University of Technology (TU-Wien), Austria), and Semeen Rehman (Vienna University of Technology (TU-Wien), Austria)</i>	

HIAAA: Hyperspectral Imaging Applications, Algorithms and Architectures

Evaluation of Artificial Neural Networks for the Detection of Esophagus Tumor Cells in Microscopic Hyperspectral Images	827
<i>Schröeder Anna (Leipzig University, Germany), Maktabi Marianne (Leipzig University, Germany), Thieme René (University of Leipzig Medical Center, Germany), Jansen-Winkel Boris (St. Georg hospital of Leipzig, Germany), Gockel Ines (University of Leipzig Medical Center Leipzig, Germany), and Chalopin Claire (Leipzig University, Germany)</i>	
Hyperparameter Optimization for Brain Tumor Classification with Hyperspectral Images	835
<i>Alberto Martín-Pérez (Universidad Politécnica de Madrid), Manuel Villa (Universidad Politécnica de Madrid), Guillermo Vazquez (Universidad Politécnica de Madrid), Jaime Sancho (Universidad Politécnica de Madrid), Gonzalo Rosa (Universidad Politécnica de Madrid), Pallab Sutradhar (Universidad Politécnica de Madrid), Miguel Chavarrías (Universidad Politécnica de Madrid), Alfonso Lagares (Instituto de Investigación Sanitaria Hospital 12 de Octubre), Eduardo Juarez (Universidad Politécnica de Madrid), and Cesar Sanz (Universidad Politécnica de Madrid)</i>	
Glioblastoma Classification in Hyperspectral Images by Nonlinear Unmixing	843
<i>Juan Nicolás Mendoza-Chavarría (Universidad Autónoma de San Luis Potosí, México), Eric R. Zavala-Sánchez (Universidad Autónoma de San Luis Potosí, México), Liliana Granados-Castro (Universidad Autónoma de San Luis Potosí, México), Inés A. Cruz-Guerrero (Universidad Autónoma de San Luis Potosí, México), Himar Fabelo (University of Las Palmas de Gran Canaria, Spain), Samuel Ortega (University of Las Palmas de Gran Canaria, Spain), Gustavo Marrero-Callico (University of Las Palmas de Gran Canaria, Spain), and Daniel U. Campos-Delgado (Universidad Autónoma de San Luis Potosí, México)</i>	
Estimation of Deoxygenated and Oxygenated Hemoglobin by Multispectral Blind Linear Unmixing	849
<i>Liliana Granados-Castro (Universidad Autónoma de San Luis Potosí, México), Omar Gutiérrez-Navarro (Universidad Autónoma de Aguascalientes, México), Inés A. Cruz-Guerrero (Universidad Autónoma de San Luis Potosí, México), Juan N. Mendoza-Chavarría (Universidad Autónoma de San Luis Potosí, México), Eric R. Zavala-Sánchez (Universidad Autónoma de San Luis Potosí, México), and Daniel U. Campos-Delgado (Universidad Autónoma de San Luis Potosí, México)</i>	
Reflectance Calibration with Normalization Correction in Hyperspectral Imaging	855
<i>Ines A. Cruz-Guerrero (Universidad Autónoma de San Luis Potosí, Mexico), Raquel Leon (University of Las Palmas de Gran Canaria, Spain), Liliana Granados-Castro (Universidad Autónoma de San Luis Potosí, Mexico), Himar Fabelo (University of Las Palmas de Gran Canaria, Spain), Samuel Ortega (Norwegian Institute of Food Fisheries and Aquaculture Research, Norway), Daniel U. Campos-Delgado (Universidad Autónoma de San Luis Potosí, Mexico), and Gustavo Marrero Callico (University of Las Palmas de Gran Canaria, Spain)</i>	

Development of a Hyperspectral Colposcope for Early Detection and Assessment of Cervical Dysplasia	863
<i>Carlos Vega (University of Las Palmas de Gran Canaria (ULPGC), Spain), Raquel León (University of Las Palmas de Gran Canaria (ULPGC), Spain), Norberto Medina (Complejo Hospitalario Universitario Insular Materno Infantil (CHUIMI), Spain), Himar Fabelo (University of Las Palmas de Gran Canaria (ULPGC), Spain; Fundación Canaria Instituto de Investigación Sanitaria de Canarias (FIISC), Spain), Samuel Ortega (Norwegian Institute of Food, Fisheries and Aquaculture Research (Nofima), Norway; University of Las Palmas de Gran Canaria (ULPGC), Spain), Francisco Balea (University of Las Palmas de Gran Canaria (ULPGC), Spain; University of Las Palmas de Gran Canaria (ULPGC), Spain), Aday García (Complejo Hospitalario Universitario Insular Materno Infantil (CHUIMI), Spain), Margarita Medina (Complejo Hospitalario Universitario Insular Materno Infantil (CHUIMI), Spain), Silvia De León (Complejo Hospitalario Universitario Insular Materno Infantil (CHUIMI), Spain), Alicia Martín (Complejo Hospitalario Universitario Insular Materno Infantil (CHUIMI), Spain), and Gustavo Marrero (University of Las Palmas de Gran Canaria (ULPGC), Spain)</i>	
Attention-Based Skin Cancer Classification Through Hyperspectral Imaging	871
<i>Marco La Salvia (University of Pavia, Italy), Emanuele Torti (University of Pavia, Italy), Marco Gazzoni (University of Pavia, Italy), Elisa Marenzi (University of Pavia, Italy), Raquel Leon (Universidad de Las Palmas de Gran Canaria, Spain), Samuel Ortega (Universidad de Las Palmas de Gran Canaria, Spain), Himar Fabelo (Universidad de Las Palmas de Gran Canaria, Spain), Gustavo M. Callico (Universidad de Las Palmas de Gran Canaria, Spain), and Francesco Leporati (University of Pavia, Italy)</i>	

ITS: Intelligent Transportation Systems

A Resolution Method in Case of Air Congestion: Rerouting and/or Ground Holding Approach	877
<i>Ludovica Adacher (Roma Tre University, Italy) and Marta Flamini (International Telematic University UNINETTUNO, Italy)</i>	
Optimizing UAV Location Awareness Telemetry Data for Low Power Wide Area Network	885
<i>Theodoros Karachalios (Hellenic Open University, Greece), Christos Xouris (Gaia Robotics, Greece), and Theofanis Orphanoudakis (Hellenic Open University, Greece)</i>	
POLAR: Performance-Aware On-Device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications	889
<i>Sathwika Bavikadi (George Mason University, USA), Purab Ranjan Sutradhar (Rochester Institute of Technology, USA), Mark A. Indovina (Rochester Institute of Technology, USA), Amlan Ganguly (Rochester Institute of Technology, USA), and Sai Manoj Pudukotai Dinakarrao (George Mason University, USA)</i>	

SPCPS: Safety, Security and Privacy of Cyber-Physical Systems

Blind Data Adversarial Bit-Flip Attack Against Deep Neural Networks	899
<i>Behnam Ghavami (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran), Mani Sadati (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran), Mohammad Shahidzadeh (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran), Zhenman Fang (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran), and Lesley Shannon (Simon Fraser University, Canada; Shahid Bahonar University of Kerman, Iran)</i>	
Hybrid Post-Quantum Enhanced TLS 1.3 on Embedded Devices	905
<i>Dominik Marchsreiter (Technical University of Munich, Germany) and Johanna Sepúlveda (Airbus defense and Space, Germany)</i>	
A Framework for Evaluating Connected Vehicle Security Against False Data Injection Attacks.....	913
<i>Ipsita Koley (IIT Kharagpur, India), Sunandan Adhikary (IIT Kharagpur, India), Rohit Rohit (IIT Kharagpur, India), and Soumyajit Dey (IIT Kharagpur, India)</i>	
Is the Whole Lesser than its Parts? Breaking an Aggregation Based Privacy Aware Metering Algorithm	921
<i>Soumyaduti Ghosh (Indian Institute of Technology, India), Urbi Chatterjee (Indian Institute of Technology, India), Soumyajit Dey (Indian Institute of Technology, India), and Debdeep Mukhopadhyay (Indian Institute of Technology, India)</i>	

Author Index