2022 International Conference on Field-Programmable Technology (ICFPT 2022)

Hong Kong
5-9 December 2022

IEEE Catalog Number: CFP22528-POD
ISBN: 978-1-6654-5337-0

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22528-POD
ISBN (Print-On-Demand):	978-1-6654-5337-0
ISBN (Online):	978-1-6654-5336-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Full Paper

Bandwidth-Efficient Homomorphic Encrypted Matrix Vector Multiplication Accelerator on FPGA 1
Yang Yang, Sanmukh R. Kuppannagari, Rajgopal Kannan and Viktor Prasanna

Cloning the Unclonable: Physically Cloning an FPGA RO PUF 10
Hayden Cook, Jonathan Thompson, Zephram Tripp, Brad Hutchings and Jeffrey Goeders

Hardware-Efficient FPGA-Based Approximate Multipliers for Error-Tolerant Computing . 20
Yao Shangshang and Zhang Liang

Mixing Low-Precision Formats in Multiply-Accumulate Units for DNN Training 28
Mariko Tatsumi, Silviu-Ioan Filip, Caroline White, Olivier Sentieys and Guy Lemieux

Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration 37
Dongjoon Park, Yuanlong Xiao and Andre DeHon

CAPI-Precis: Towards a Compute-Centric Interface for Coherent Shared Memory Accelerators 47
Abdullah Mughrabi and Greg Byrd

ZHW: A Numerical CODEC for Big Data Scientific Computation 56
Michael Barrow, Zhuanhao Wu, Scott Lloyd, Maya Gokhale, Hiren Patel and Peter Lindstrom

Boosting Domain-Specific Debug Through Inter-frame Compression 65
Zakary Nafziger, Martin Chua, Daniel Holanda Noronha and Steven J.E. Wilton

Hypersort: High-performance Parallel Sorting on HBM-enabled FPGA 75
Soundarya J, Bingyi Zhang and Viktor Prasanna

LearningGroup: A Real-Time Sparse Training on FPGA via Learnable Weight Grouping for Multi-Agent Reinforcement Learning 86
Je Yang, Jaeuk Kim and Joo-Young Kim

Accelerating Transformer Neural Networks on FPGAs for High Energy Physics Experiments 95
Filip Wojcicki, Zhiqiang Que, Alexander D Tapper and Wayne Luk

FADEC: FPGA-based Acceleration of Video Depth Estimation by HW/SW Co-design 103
Nobuho Hashimoto and Shinya Takamaeda-Yamazaki

A Masked Pure-Hardware Implementation of Kyber Cryptographic Algorithm 112
Tendayi Kamucheka, Alexander Nelson, David Andrews and Miaoqing Huang

A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN 113
Shashwat Khandelwal and Shreejith Shanker

Using integer linear programming for correctly rounded multipartite architectures 122
Orégane Desrentes and Florent de Dinechin

Automated Generation and Orchestration of Stream Processing Pipelines on FPGAs 130
Kaspar Matas, Kristiyan Manev, Joseph Powell and Dirk Koch

HPIPE NX: Boosting CNN Inference Acceleration Performance with AI-Optimized FPGAs 140
Marius Stan, Mathew Hall, Mohamed Ibrahim and Vaughn Betz

Load-Store Queue Sizing for Efficient Dataflow Circuits 149
Jiantao Liu, Carmine Rizzi and Lana Josipovic

Memory-efficient RMT Matching Optimization Based on MBitTree 158
Liu Zhongpei, Lv Gaofeng, Wang Jichang and Yang Xiangrui

FSLAM: an Efficient and Accurate SLAM Accelerator on SoC FPGA 167
Vibhakar Vemulapati and Deming Chen

P3Net: PointNet-based Path Planning on FPGA 176
Keisuke Sugiura and Hiroki Matsutani

Energy Efficient Design of Coarse-Grained Reconfigurable Architectures: Insights, Trends and Challenges 185
Ensieh Aliagha and Diana Goehringer

byteman: A Bitstream Manipulation Framework 196
Kristiyan Manev, Joseph Powell, Kaspar Matas and Dirk Koch

SALIENT: Ultra-Fast FPGA-based Short Read Alignment 205
Behnam Khaleghi, Tianqi Zhang, Cameron Martino, George Armstrong, Ameen Akel, Ken Curewitz, Justin Eno, Sean Eilert, Rob Knight, Niema Moshiri and Tajana Rosing

Short Paper

Parallel CRC On An FPGA At Terabit Speeds 215
Qianfeng Shen, Juan Camilo Vega and Paul Chow

Efficient Reinforcement Learning Framework for Automated Logic Synthesis Exploration . 221
Yu Qian, Xuegong Zhou, Hao Zhou and Lingli Wang

A Cautionary Note on Building Multi-tenant Cloud-FPGA as a Secure Infrastructure 227
Yukui Luo, Yuheng Zhang, Shijin Duan and Xiaolin Xu

Leveraging FPGA Primitives to Improve Word Reconstruction during Netlist Reverse Engineering 233
Reilly McKendrick, Corey Simpson, Brent Nelson and Jeffrey Goeders

An Energy-Efficient K-means Clustering FPGA Accelerator via Most-Significant Digit First Arithmetic 238
Saeid Gorgin, Mohammadhosein Gholamrezaei, Danial Javaheri and Jeong-A Lee

Area-Efficient Memory Scheduling for Dynamically Scheduled High-Level Synthesis 242
Xuefei He, Jianyi Cheng and George Constantinides

Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis 246
Jean-Michel Gorius, Simon Rokicki and Steven Derrien

Exploring Inter-tile connectivity for HPC-oriented CGRA with Lower Resource Usage 252
Boma Adhi, Carlos Cortes, Tomohiro Ueno, Kentaro Sano, Yiyu Tan, Takuya Kojima and Artur Podobas

Dual-Triangular QR Decomposition with Global Acceleration and Partially Q-Rotation Skipping . . . 256
Rui Fang, Siyang Jiang, Hsi-Wen Chen, Wei Ding and Ming-Syan Chen

Acceleration of Fast Sample Entropy Towards Biomedical Applications on FPGAs . . . 260
Chao Chen, Bruno da Silva, Jianqi Li and Chengyu Liu

pLPAQ: Accelerating LPAQ Compression on FPGA . . . 264
Dongdong Tang, Xuan Sun, Nan Guan, Tei Wei Kuo and Chun Jason Xue

PhD Forum

An Agile Tile-based Platform for Adaptive Heterogeneous Many-Core Systems . . . 270
Ahmed Kamaleldin and Diana Goehringer

Application Specific Instruction-Set Processors for Machine Learning Applications . . . 274
Muhammad Ali and Diana Göhringer

Modeling FPGA-based Architectures for Robotics . . . 278
Ariel Podlubne and Diana Goehringer

A Markovian Approach for Detecting Failures in the Xilinx SEM core . . . 282
Trishna Rajkumar and Johnny Öberg

Design Competition

Hardware SAT Solver-based Area-efficient Accelerator for Autonomous Driving . . . 286
Yusuke Inuma and Yuko Hara-Azumi

A Lane Detection Hardware Algorithm Based on Helmholtz Principle and Its Application to Unmanned Mobile Vehicles . . . 290
Katsuaki Kamimae, Shintaro Matsui, Yasutoshi Araki, Takehiro Miura, Keigo Motoyoshi, Keizo Yamashita, Haruto Ikehara, Takuho Kawazu, Huang Yuwei, Masahiro Nishimura, Shuto Abe, Kenyu Okino, Yuta Hashiguchi, Koki Fukuda, Kengo Yanagihara, Taito Manabe and Yuichiro Shibata

Desgin and Implementation of ROS2-based Autonomous Tiny Robot Car with Integration of Multiple ROS2 FPGA Nodes . . . 294
Hayato Mori, Hayato Amano, Akinobu Mizutani, Eisuke Okazaki, Yuki Konno, Kohei Sada, Tomohiro Ono, Yuma Yoshimoto, Hakaru Tamukoh, Takeshi Ohkawa and Midori Sugaya

Autonomous driving system with feature extraction using a binarized autoencoder . . . 298
Kota Hisafuru, Ryotaro Negishi, Soma Kawakami, Dai Sato, Kazuki Yamashita, Keisuke Fukada and Nozomu Togawa

Implementation and Improvement of Autonomous Robot Car using SoC FPGA with DPU 302
Akira Kojima

Poster

A Highly Customizable and Efficient Hardware Implementation for Parallel Matrix Inversion . . . 306
Sultan Alqahtani, Yiqun Zhu, Qizhi Shi, Xiaolin Meng and Xinhua Wang

GraFF: A Multi-FPGA System with Memory Semantic Fabric for Scalable Graph Processing . . . 308
Xu Zhang, Yisong Chang, Tianyue Lu, Ke Liu, Ke Zhang and Mingyu Chen

Elastic Sample Filter: An FPGA-based Accelerator for Bayesian Network Structure Learning . . . 310
Ryota Miyagi, Ryota Yasudo, Kentaro Sano and Hideki Takase

LCAM: Low-Cost Approximate Multiplier Design on FPGA . . . 311
Mingyu Shu and Qiang Liu

FPGA Implementation of Low-Latency Recursive Median Filter . . . 312
Bo Peng, Yuzhu Zhou, Qiang Li, Maosong Lin, Jiankui Weng and Qiang Zeng

FPGA implementation of HDR synthesis processing with image compression techniques. . . 319
Nisimura Masahiro, Imamura Yuta, Manabe Taito and Shibata Yuichiro

EXPRESS: CNN EXecution Time PREdiction for DPU DeSign Space Exploration . . . 321
Shikha Goel, Rajesh Kedia, M. Balakrishnan and Rijurekha Sen

NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture . . 323
Yuhao Liu, Shubham Rai, Salim Ullah and Akash Kumar

The Impact of Hardware Folding on Dependability in Spaceborne FPGA-based Neural Networks . . . 324
Ioanna Souvatzoglou, Dimitris Agiakatsikas, George Antonopoulos, Vasileios Vlagkoulis, Aitzan Sari, Athanasios Papadimitriou and Mihalis Psarakis

ESSPER: Elastic and Scalable System for High-Performance Reconfigurable Computing with Software-bridged APIs . . . 325
Kentaro Sano, Atsushi Koshiba, Takaaki Miyajima and Tomohiro Ueno

Quality & Generality: A Flexible FPGA Re-Clustering Technique to Improve Packing and Placement . . . 326
Mohamed A. Elgammal and Vaughn Betz