

2022 IEEE Asian Solid-State Circuits Conference (A-SSCC 2022)

**Taipei, Taiwan
6 – 9 November 2022**



**IEEE Catalog Number: CFP22SSC-POD
ISBN: 978-1-6654-7144-2**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22SSC-POD
ISBN (Print-On-Demand):	978-1-6654-7144-2
ISBN (Online):	978-1-6654-7143-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

PLENARY SESSION

Innovation at the Edge: IoT 2.0	1
<i>Danielle Griffith</i>	
High-Speed Serial Link Trend and Technical Challenge	3
<i>Hyungjong Ko</i>	
Semi-Conductor Pillars in 5G Era and Beyond	6
<i>Qiwei Ren, Yongxu Zhu, Zhikun Xu, Zhengang Pan</i>	

SESSION 1: DESIGN TECHNIQUES FOR INDUSTRIAL APPLICATIONS

Energy Efficient BNN Accelerator Using CiM and a Time-Interleaved Hadamard Digital GRNG in 22nm CMOS.....	10
<i>Richard Dorrance, Deepak Dasalukunte, Hechen Wang, Renzhi Liu, Brent Carlton</i>	
Sub-GHz RF Energy Harvester Including a Small Loop Antenna	13
<i>Darshan Shetty, Christoph Steffan, Wolfgang Bosch, Jasmin Grosinger</i>	
An Attachable Fractional Divider Transforming an Integer-N PLL into a Fractional-N PLL with SSC Capability	16
<i>Atsushi Motozawa, Yasuyuki Hiraku, Yoshitaka Hirai, Naoaki Hiyama, Yusuke Imanaka, Fukashi Morishita</i>	
A Learning-Based Algorithm for Early Floorplan with Flexible Blocks	19
<i>Jen-Wei Lee, Yi-Ying Liao, Te-Wei Chen, Yu-Hsiu Lin, Chia-Wei Chen, Chun-Ku Ting, Sheng-Tai Tseng, Ronald Kuo-Hua Ho, Hsin-Chuan Kuo, Chun-Chieh Wang, Ming-Fang Tsai, Chun-Chih Yang, Tai-Lai Tung, Da-Shan Shiu</i>	

SESSION 2: SWITCHING MODE POWER CONVERTERS

A Single-Inductor Triple-Output Buck DC-DC Converter with Electromagnetic Gated Low Dropouts for Higher Resistance to Electromagnetic and Power Side-Channel Attacks with 3B Minimum Traces to Disclosure Improvement in Internet of Things Applications	21
<i>Ya-Ting Hsu, Yu-Jheng Ouyang, Ke-Horng Chen, Kuo-Lin Zheng, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai</i>	
A One-Cycle Load Transient Response and 0.81 mV/A Load-Regulation Time-Domain Cascaded-VCO-Controlled Buck Converter for Powering Gaming SoC	24
<i>Chieh-Ju Tsai, I-Fang Lo, Tsung-Hsien Lin, Ching-Jan Chen</i>	
A 90.6% Peak-Efficiency 1.5A Dual Inductor Ladder Buck-Converter Achieving 0.93W/mm ² Active Peak Power Density for Li-Ion Battery Operated PMICs	27
<i>Arindam Mishra, Wei Zhu, Valentijn De Smedt</i>	
A 96.62%-Peak-Efficiency and Seamless-Mode-Transition Buck-Boost DC-DC Converter with Auto-Shift-Ramp	30
<i>Chi-Wei Chen, Bao-Xian Peng, Hsin-Shu Chen</i>	

SESSION 3: NOVEL NEURAL NETWORK AND CRYPTO PROCESSORS

SNPU: Always-On 63.2 μ W Face Recognition Spike Domain Convolutional Neural Network Processor with Spike Train Decomposition and Shift-and-Accumulation Unit	33
<i>Sangyeob Kim, Sangjin Kim, Soyeon Um, Soyeon Kim, Juhyoung Lee, Hoi-Jun Yoo</i>	
A 28nm 57.6TOPS/W Attention-Based NN Processor with Correlative Computing-in-Memory Ring and Dataflow-Reshaped Digital-Assisted Computing-in-Memory Array.....	36
<i>Ruiqi Guo, Zhiheng Yue, Hao Li, Te Hu, Yabing Wang, Hao Sun, Jeng-Long Hsu, Yaojun Zhang, Bonan Yan, Leibo Liu, Ru Huang, Shaojun Wei, Shouyi Yin</i>	
A 65nm 8-Bit All-Digital Stochastic-Compute-In-Memory Deep Learning Processor	39
<i>Jiyue Yang, Tianmu Li, Wojciech Romaszkan, Puneet Gupta, Sudhakar Pamarti</i>	
High-Speed and Energy-Efficient Crypto-Processor for Post-Quantum Cryptography CRYSTALS-Kyber.....	41
<i>Taishin Shimada, Makoto Ikeda</i>	

SESSION 4: RF TRANSCEIVER TECHNIQUES

A 110-120-GHz, 12.2% Efficiency, 16.2-dBm Output Power Multiplying Outphasing Transmitter in 22-nm FDSOI.....	44
<i>Jeff Shih-Chieh Chien, James F. Buckwalter</i>	
A D-Band Packaged CMOS Integrated Transmitter for MU-MIMO Applications.....	47
<i>Meng Wei, Nima Baniasadi, Ethan Chou, Hesham Beshary, Sashank Krishnamurthy, Elad Alon, Ali Niknejad</i>	
A Dual-Band 2 \times 2 802.11ax Transceiver Supporting 160MHz CBW and 1024-QAM.....	50
<i>Chao Lu, Shr-Lung Calvin Chen, Jun Liu, Jian Bao, Yi Zhao, Chin-Ming Chien, Yufei Wang, Jianqiu Chen, Zexin Liao, Bing Ding, Bihui Zhu, Jinhua Chen, Pengfei Yue, Ran Wang, Chun Wang</i>	
A 32.2-38.2 GHz Broadband 4-Channel TRx Beamformer with Embedded 3-Winding Transformer Based PA/LNA FE and High Resolution Phase/Amplitude Control.....	53
<i>Yongjie Li, Zongming Duan, Xiao Li, Chuanming Zhu, Na Ding, Yuefei Dai, Liguo Sun, Hao Gao</i>	

SESSION 5: BIOMEDICAL SENSING CHIPS AND SYSTEMS

A Synchronous-Sampling Impedance-Readout IC with Baseline-Cancellation-Based Two-Step Conversion for Fast Neural Electrical Impedance Tomography	55
<i>Ji-Hoon Suh, Haidam Choi, Yoontae Jung, Sein Oh, Hyungjoo Cho, Nahmil Koo, Seong Joong Kim, Chisung Bae, Sohmyung Ha, Minkyu Je</i>	
A 1984-Pixels, 1.26nW/Pixel Retinal Prosthesis Chip with Time-Domain In-Pixel Image Processing.....	58
<i>Dong-Hwi Choi, Dong-Woo Jee</i>	
A 64-Channel Back-Gate Adapted Ultra-Low-Voltage Spike-Aware Neural Recording Front-End with On-Chip Lossless/Near-Lossless Compression Engine and 3.3V Stimulator in 22nm FDSOI.....	61
<i>Franz Marcus Schüffny, Seyed Mohammad Ali Zeinolabedin, Richard George, Liyuan Guo, Annika Weiße, Johannes Uhlig, Julian Meyer, Andreas Dixius, Stefan Hänzsche, Marc Berthel, Stefan Scholze, Sebastian Höppner, Christian Mayr</i>	

A Heart-Related Physiological Signal Monitoring SoC for Wearable ECG Analysis Systems	64
<i>Peng-Wei Huang, Shuenn-Yuh Lee, Chieh Tsou, Yi-Wen Hung, Po-Han Su, Ju-Yi Chen</i>	

SESSION 6: HIGH-SPEED AND TIME-INTERLEAVED ADCS

A Single-Channel 14b 500 MS/s Pipelined-SAR ADC with Reference Ripple Mitigation Techniques and Adaptive-Biased Floating Inverter Amplifier.....	67
<i>Wenning Jiang, Yan Zhu, Chi-Hang Chan, Rui Martins</i>	
A 3.07mW 30MHz-BW 73.5dB-SNDR Time-Interleaved Noise-Shaping SAR ADC with 2 nd -Order Error-Feedforward and Redundancy-Bit Reduction.....	70
<i>Shulin Zhao, Mingqiang Guo, Sai-Weng Sin, Liang Qi, Dengke Xu, Guoxing Wang, Rui P. Martins</i>	
A 12b 8GS/s Time-Interleaved 2b/cycle Pipelined-SAR ADC with Layout-Customized Bootstrap and Super-Source-Follower Based Open-Loop Residue Amplifier	73
<i>Qiang Yu, Jie Pu, Jian Luo, Zhengbo Huang, Junhong Wu, Xing Zhu, Feixiang Xiang, Lei Chen, Jianwen Li, Qiang Li, Jinda Yang, Yuanjun Cen</i>	
A 6-Bit 5.12-GS/s Flash ADC with Track-and-Hold Embedded Dynamic Preamplifier in 28nm CMOS.....	76
<i>Daesik Moon, Sangwoo Lee, Taewoong Kim, Woo-Young Choi, Youngcheol Chae</i>	
A 7-Bit 4-GS/s Quad-Channel Time-Interleaved SAR ADC with 2-Then-1-Bit/Cycle Conversion	79
<i>Jihyun Baek, Jonghyun Kim, Gyuchan Cho, Jintae Kim, Hyungil Chae</i>	

SESSION 7: EMERGING COMPUTING APPLICATIONS ON FPGA

A 75.6M Base-Pairs/s FPGA Accelerator for FM-Index Based Paired-End Short-Read Mapping.....	82
<i>Chung-Hsuan Yang, Yi-Chung Wu, Yen-Lung Chen, Chao-Hsi Lee, Jui-Hung Hung, Chia-Hsiang Yang</i>	
A 217.8 MSOPs/W FPGA-Based Online Learning SNN Processor Using Unified Event-Driven Structure and Topology Aware Data Reuse Strategies.....	85
<i>Chaoming Fang, Fengshi Tian, Chuanqing Wang, Jie Yang, Mohamad Sawan</i>	
A Flexible Instruction-Based Post-Quantum Cryptographic Processor with Modulus Reconfigurable Arithmetic Unit for Module LWR&E.....	88
<i>Aobo Li, Dongsheng Liu, Xiang Li, Tianze Huang, Shuo Yang, Jiahao Lu, Ang Hu</i>	
Method of Halved Interaction Elements with Regularity Arrangement that Achieves Independent Double Systems for Scalable Fully Coupled Annealing Processing	91
<i>Shinjiro Kitahara, Akari Endo, Taichi Megumi, Takayuki Kawahara</i>	

SESSION 8: HIGH PERFORMANCE RECEIVER AND DETECTION TECHNIQUES

A 37-39GHz Phase and Amplitude Detection Circuit with 0.060 Degree and 0.043dB RMS Errors for the Calibration of 5G NR Phased-Array Beamforming	94
<i>Yudai Yamazaki, Jun Sakamaki, Jian Pang, Joshua Alvin, Zheng Li, Atsushi Shirane, Kenichi Okada</i>	

A 0.55mm ² 16.9mW Fully Integrated 0-to-200MHz System BW Wireless Direct Sampling Receiver in 14nm FinFET	97
<i>Ilhoon Jang, Barosaim Sung, Jaehoon Lee, Soonwoo Choi, Byoungjoong Kang, Suseob Ahn, Kyungmin Lee, Taejin Jang, Kwangmin Lim, Anna Yu, Yong Lim, Seunghyun Oh, Jongwoo Lee</i>	
An n79 Sub-1-dB Noise Figure Highly Linear Variable-Gain LNA Employing Adaptive Imbalanced Bleeding for 5G NR	100
<i>Jinglong Xu, Keun-Mok Kim, Hafiz Usman Mahmood, Jusung Kim, Sang-Gug Lee</i>	
A 24GHz CMOS UWB Radar IC with IQ Correlation Receiver for Short Range Human Detection.....	103
<i>Dongwuk Park, Byeongjae Seo, Kiryun Byeon, Gu Jung, Yunseong Eo</i>	

SESSION 9: ENERGY-EFFICIENT DIGITAL CIRCUIT TECHNIQUES

DSC-TRCP: Dynamically Self-Calibrating Tunable Replica Critical Paths Timing Monitoring for Variation Resilient Circuits with Low Cost & Large Power/Frequency Gain.....	106
<i>Zhengguo Shen, Weiwei Shan, Yuxuan Du, Ziyu Li, Chengjun Wu, Jun Yang</i>	
C ³ MLS: A 0.12-nW Leakage and 18.11-fJ/Transition Level Shifter with Cross-Coupled and Current Mirror Hybrid Structure for Ultra-Wide Range Level Conversions.....	109
<i>Cong Huang, Hailong Jiao</i>	
A 0.0043-mm ² Capacitorless External-Clock-Free Fully-Synthesizable Digital LDO Using Load-Direct Droop Detector and Time-Based Load-State Decision.....	112
<i>Jonghyun Oh, Yoonho Song, Young-Ha Hwang, Jun-Eun Park, Mingoo Seok, Deog-Kyoon Jeong</i>	
A 10-Gbps, 0.121-pJ/bit, All-Digital True Random-Number Generator Using Middle Square Method	115
<i>Jonghyun Kim, Hyungil Chae</i>	
A Variation-Tolerant Differential Contention-Free Pulsed Latch with Wide Voltage Scalability	118
<i>Gicheol Shin, Minhyeok Jeong, Donguk Seo, Shin Han, Yoonmyung Lee</i>	

SESSION 10: ANALOG TECHNIQUES

A Process-Scalable Ultra-Low-Voltage 180kHz Sleep Timer with a Time-Domain Amplifier and a Switch-Less Resistance Multiplier	121
<i>Chongsoo Jung, Hoyong Seong, Injun Choi, Sohmyung Ha, Minkyu Je</i>	
A sub-0.5V Crystal Oscillator-Timer (XO-Timer) Combining 16MHz Reference and 32kHz Sleep Timer with a Single Crystal for Energy-Harvesting Radios in 28nm CMOS.....	124
<i>Liwen Lin, Ka-Meng Lei, Pui-In Mak, Rui P. Martins</i>	
A 0.63-mm ² /Ch 1.3-mΩ/√Hz-Sensitivity 1-MHz Bandwidth Active Electrode Electrical Impedance Tomography System.....	127
<i>Ting Zhou, Hui Li, Jiajie Huang, Chao Wang, Qianyu Guo, Junyan Liu, Zhiwen Gu, Yang Zhao, Jian Zhao, Mingyi Chen, Yan Liu, Guoxing Wang, Yong Lian, Yongfu Li</i>	
A 1.7-6.4 GHz Fourth-Order RF Filter with 1-40% Fractional Bandwidth in 22-nm FDSOI.....	130
<i>Iman Ghotbi, Baktash Behmanesh, Markus Törmänen</i>	

SESSION 11: COMPUTING & PROCESSING IN MEMORY

A 28nm Hybrid 2T1R RRAM Computing-in-Memory Macro for Energy-Efficient AI Edge Inference	133
<i>Wang Ye, Chunmeng Dou, Linfang Wang, Zhidao Zhou, Junjie An, Weizeng Li, Hanghang Gao, Xiaoxin Xu, Jinshan Yue, Jianguo Yang, Jing Liu, Dashan Shang, Jinghui Tian, Qi Liu, Ming Liu</i>	
A Local Transpose 9T SRAM Compute-In-Memory Macro with Programmable Single-Slope SAR ADC	136
<i>Xin Zhang, Yongjun Jo, Jiahao Liu, Jun Zhou, Yuanjin Zheng, Tony Tae-Hyoung Kim</i>	
Spike-CIM: A 290TOPS/W Spike-Encoding Sparsity-Adaptive Computing-in-Memory Macro with Differential Charge-Domain Integrate-and-Fire	139
<i>Jiahao Song, Xiyuan Tang, Haoyang Luo, Kuan Xu, Yuan Wang, Zhigang Ji, Runsheng Wang, Ru Huang</i>	
A Hybrid Temperature Compensation Method Combined with Digital and Analog Temperature Compensation Techniques for 3D-NAND Flash Memories	142
<i>Dojeon Lee, Junhong Park, Philkyu Kang, Sungmin Jo, Seheon Baek, Chi-Weon Yoon, Dongku Kang</i>	
A Variation-Tolerant Processing-In-Memory Architecture Using Discharging Current Calibration	144
<i>Daiki Kitagata, Shinji Tanaka, Naoya Fujita, Naoaki Irie</i>	

SESSION 12: ADVANCED WIRELINE TRANSCEIVER TECHNIQUES

A 103 fJ/b/dB, 10-26 Gbps Receiver with a Dual Feedback Nested Loop CDR for Wide Bandwidth Jitter Tolerance Enhancement	147
<i>Yao-Chia Liu, Wei-Zen Chen, Yuan-Sheng Lee, Yu-Hsiang Chen, Shawn Min, Ying-Hsi Lin</i>	
A 42Gb/s PAM-8 Transmitter with Feed-Forward Tomlinson-Harashima Precoding in 28nm CMOS	149
<i>Byungjun Kang, Woosong Jung, Hyojun Kim, Sanghee Lee, Deog-Kyoon Jeong</i>	
A 11.4-Gbps/lane MIPI 32-Bit C-PHY and D-PHY Combo Transmitter with 3-tap FFE	152
<i>Junhan Bae, Myeongkyu Song, Bongkyu Kim, Junkyu Lee, Woosung Park, Jung-Hoon Chun</i>	
A 5.0-to-12.5-Gb/s, 1.7-pJ/b, 0.66- μ s Lock-Time Reference-Less Sub-Sampling CDR with Beat Detection FLL in 28nm CMOS	155
<i>Woosung Park, Jahoon Jin, Minsu Park, Sangdon Jung, Jung-Hoon Chun</i>	

SESSION 13: COMMUNICATION AND POWERING TECHNIQUES FOR BIOMEDICAL APPLICATIONS

A 20-MHz 2.3-mW Receiver and a 25-V Transmitter for Ultrasound Capsule Endoscopy	158
<i>Kyeongwon Jeong, Jaesuk Choi, Gichan Yun, Injun Choi, Jeehoon Son, Jae Youn Hwang, Sohmyung Ha, Minkyu Je</i>	
An Intra-Body-Power-Transfer System with a PLL-based Continuous Maximum Resonant Power Tracking Loop at TX and 1.8V DC Output Voltage at RX	161
<i>Hyungjoo Cho, Ji-Hoon Suh, Gichan Yun, Sohmyung Ha, Minkyu Je</i>	

A 2m-Range 711uW Body Channel Communication Transceiver Featuring Dynamically-Sampling Bias-Free Interface Front End	164
<i>Guanjie Gu, Changgui Yang, Zhuhao Li, Xiangdong Feng, Ziyi Chang, Ting-Hsun Wang, Yunshan Zhang, Yuxuan Luo, Hong Zhang, Ping Wang, Sijun Du, Yong Chen, Bo Zhao</i>	

A Low-Power Sleep Apnea Monitoring IC with a Duty-Recovered Body Channel Communication Receiver.....	167
<i>Pangi Park, Donghyeok Cho, Seonghwan Cho</i>	

SESSION 14: LDO VOLTAGE REGULATORS

A Digital LDO in 22nm CMOS with a 4b Self-Triggered Binary Search Windowed Flash ADC Featuring Automatic Analog Layout Generator Framework.....	170
<i>Xiaosen Liu, Soner Yaldiz, Parijat Mukherjee, Steven Burns, Harish Krishnamurthy, Krishnan Ravichandran, Zakir Ahmed, Nachiket Desai, Nicolas Butzen, James Tschanz, Vivek De</i>	

A Fast-Transient and Wide-Range Output Capacitor-Less NMOS LDO Regulator with Adaptive-Gain Nested Miller Compensation and Pre-Emphasis Inverse Biasing.....	173
<i>Hyunjun Park, Woojoong Jung, Minsu Kim, Hyung-Min Lee</i>	

A Capacitor-Less Digital LDO Using Ripple-Frequency-Adaptive Time-Domain Digital Pre-Distortion Technique	176
<i>Angxiao Yan, Wei Deng, Haikun Jia, Shiwei Zhang, Rui Wu, Zhihua Wang, Baoyong Chi</i>	

A Self-Clocked TDC-Based Unified Clock and Voltage Regulator with Replica Frequency-Locked Loop and Hysteresis Switching in 65nm CMOS.....	179
<i>Xuliang Wang, Wing-Hung Ki, Philip K. T. Mok</i>	

SESSION 15: ENERGY-EFFICIENT MACHINE LEARNING PROCESSORS AND HIGH-SPEED INTERFACE

A 2.47 μ J/sample QR-Decomposition-Based Extreme Learning Machine Engine Supporting Online Class Incremental Learning for ECG-Based User Identification.....	182
<i>Yi-Ta Chen, Li-Sheng Chang, Yu-Chuan Chuang, An-Yeu Wu</i>	

A 1.3mW Speech-to-Text Accelerator with Bidirectional Light Gated Recurrent Units for Edge AI	185
<i>Yu-Hsuan Tsai, Yi-Cheng Lin, Wen-Ching Chen, Liang-Yi Lin, Nian-Shyang Chang, Chun-Pin Lin, Shi-Hao Chen, Chi-Shi Chen, Chia-Hsiang Yang</i>	

A 6 Gbps PAM-3 Transceiver with Time-Varying Offset Compensation	188
<i>Ju Eon Kim, Dong-Hyun Yoon, Junyoung Song, Kwang-Hyun Baek, Jung-Hwan Choi, Tony Tae-Hyoung Kim</i>	

A 12.8-Gbps 0.5-pJ/b Encoding-Less Inductive Coupling Interface Using Clocked Hysteresis Comparator for 3D-Stacked SRAM in 7-nm FinFET	191
<i>Kota Shiba, Mitsuji Okada, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda</i>	

SESSION 16: ADVANCED SIGNAL GENERATION AND RADAR TECHNIQUES

A Compact Square-Geometry Quad-Core 19 GHz Class-F VCO with Parallel Inductor-Sharing Technique Achieving -137.2 dBc/Hz Phase Noise at 10MHz Offset.....	194
<i>Yaqian Sun, Wei Deng, Haikun Jia, Zhihua Wang, Baoyong Chi</i>	

A 17-21GHz Current-Folding Frequency Tripler with >36dBc Harmonic Rejection in 90nm CMOS.....	197
<i>Chun-Hung Lin, Ching-Yuan Yang</i>	
An 18.8-to-20.3-GHz Wide-Ramping-Range Cascaded- PLL-Based FMCW Generator with 44.1-kHz RMS Frequency Error and -105.6-dBc/Hz Phase Noise in 40-nm CMOS	200
<i>Xiaofei Liao, Feifan Hong, Sijie Pan, Xiaohu You, Dixian Zhao</i>	
A 140GHz 4TX-4RX Phased-Array FMCW-FSK Antenna-Packaged Radar Chipset with 25dBm EIRP and 16GHz BW.....	203
<i>Shunli Ma, Tianxiang Wu, Zhuofan Xu, Zhonghao Sun, Xuefeng Li, Lei Wu, Biao Hu, Junyan Ren, Yong Chen, Jiebin Pan</i>	

SESSION 17: EMERGING CIRCUIT TECHNIQUES FOR POWER MANAGEMENT, SENSING AND COMPUTING

A 14V Hybrid Boost Converter with Scalable Conversion Ratio in 180nm Standard CMOS for an Ultrasound Imaging System	206
<i>Jiaqi Guo, Jiamin Li, Jerald Yoo</i>	
A 0.24 mmHg (1 σ) Resolution Half-Bridge-to-Digital Converter with RC Delay-Based Pressure Sensing and Energy-Efficient Bit-Level Oversampling Techniques for Implantable Miniature Systems.....	209
<i>Donguk Seo, Minsik Cho, Minhyeok Jeong, Gicheol Shin, Inhee Lee, Yoonmyung Lee</i>	
A 0.0308mm ² 4.15pJ/conv VCO-Based Current Sensing Front-End with 2 nd -Order Δ^2 - $\Delta\Sigma$ Modulation	212
<i>Jee-Ho Park, Ji-Hyoung Cha, Yongjae Park, Seong-Jin Kim</i>	
A 57.2GHz 11.2mW 8-Bit General Purpose Superconductor Microprocessor with Dual-Clocking Scheme	215
<i>Ikki Nagaoka, Ryota Kashima, Tomoki Nakano, Masamitsu Tanaka, Taro Yamashita, Koji Inoue, Akira Fujimaki</i>	

SESSION 18: SENSOR INTERFACES AND REFERENCES

A 0.56V/0.8V Vision Sensor with Temporal Contrast Pixel and Column-Parallel Local Binary Pattern Extraction for Dynamic Depth Sensing Using Stereo Vision	218
<i>Min-Yang Chiu, Guan-Cheng Chen, Yu-Hsiang Huang, Tzu-Hsiang Hsu, Chung-Chuan Lo, Ren-Shuo Liu, Meng-Fan Chang, Kea-Tiong Tang, Chih-Cheng Hsieh</i>	
A 118.6fJ/Conversion-Step Two-Step Time-Domain RC-to-Digital Converter with 33nF/10M Ω Range and 53aF _{rms} Resolution.....	221
<i>Hoyong Seong, Chongsoo Jung, Donghyun Youn, Junghyup Lee, Sohmyung Ha, Minkyu Je</i>	
A -50 to 130 °C, 38.69 pJ/conv Fully Integrated SAR Temperature Sensor Based on Direct Temperature-Voltage Comparison	224
<i>Joeeun Kim, Jeongmyeong Kim, Changjoo Park, Minkyu Yang, Wanyeong Jung</i>	
A Digital Temperature Sensor Based on 10b SAR ADC for Non-Linear Temperature Dependency Compensation in 3D NAND Flash Memory	227
<i>Kyoung-Jun Roh, Min-Ki Jeon, Jaewoo Park, Myoungbo Kwak, Chi-Weon Yoon, Youngdon Choi, Jung-Hwan Choi</i>	

A sub-nW Scalable nMOS Voltage Reference with Multi-Loop Regulation Achieving 0.0126%/V Line Sensitivity.....	230
<i>Chutham Sawigun, Xiaolin Yang, Andrea Lodi, Carolina Mora Lopez</i>	

SESSION 19: IMAGING & MACHINE LEARNING PROCESSING ON FPGA

A Real-Time High-Resolution Variable-Size Imaging Processor for Spaceborne Synthetic Aperture Radar	233
<i>Jia-Zhao Lin, Po-Ta Chen, Hung-Yuan Chin, Pei-Yun Tsai, Sz-Yuan Lee</i>	
A 409.6 GOPS and 204.8 GFLOPS Mixed-Precision Vector Processor System for General-Purpose Machine Learning Acceleration	236
<i>Jung-Hoon Kim, Sukjin Lee, Seungjae Moon, Sungyeob Yoo, Joo-Young Kim</i>	
An Efficient Unsupervised Learning-Based Monocular Depth Estimation Processor with Partial-Switchable Systolic Array Architecture in Edge Devices	239
<i>Wonhoon Park, Dongseok Im, Hankyul Kwon, Hoi-Jun Yoo</i>	
F-LIC: FPGA-Based Learned Image Compression with a Fine-Grained Pipeline.....	242
<i>Heming Sun, Qingyang Yi, Fangzheng Lin, Lu Yu, Jiro Katto, Masahiro Fujita</i>	

SESSION 20: INTERFACES FOR HIGH-SPEED MEMORY

A 0.95pJ/b 5.12Gb/s/pin Charge-Recycling IOs with 47% Energy Reduction for Big Data Applications.....	245
<i>Han Wu, Jeong Hoan Park, Miaolin Zhang, Longyang Lin, Rucheng Jiang, Jung-Hwan Choi, Jerald Yoo</i>	
A 10Gb/s/pin DQS and WCK Built-Out Tester for LPDDR5 DRAM Test.....	248
<i>Chan-Ho Kye, Jihee Kim, Kyungmin Baek, Kahyun Kim, Sangjin Park, Changwon Jung, Deog-Kyoon Jeong</i>	
A 7.5Gb/s/pin 12Gb-LPDDR5x SDRAM with a Pseudo-Double-Bit ECC and “Spider”-Shape Datapath Control Architecture in a 2 nd Generation 10nm DRAM Process	251
<i>Feng Lin, Kangling Ji, Enpeng Gao, Zhonglai Liu, Weibing Shang, Hongwen Li</i>	
A Single-Ended Duobinary-PAM4(PAM7) Transmitter with a 2-Tap Feed-Forward Equalizer.....	254
<i>Jaenam Kim, Sanghyeon Park, Jaewoo Park, Junhan Bae, Jung-Hoon Chun</i>	

SESSION 21: APPLICATION-ORIENTED ADCS

A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator	257
<i>Jia-Sheng Huang, Shih-Che Kuo, Yu-Cheng Huang, Chia-Wei Kao, Che-Wei Hsu, Chia-Hung Chen</i>	
A 78.6 dB-SNDR 520mVpp-Full-Scale 620M Ω -Z _{in} 105dB-CMRR VCO-Based Sensor Readout Circuit Using FVF-Based Gm-Input Structure.....	260
<i>Yi Zhong, Lu Jie, Nan Sun</i>	
110.1dB DR 4-ch Audio ADCs and 98dB DR 2-ch Voice-Triggering ADCs in Reconfigurable Architecture with Enhanced Off-Transistor-Based Bias Noise Filter	263
<i>Moo-Yeol Choi, Inhwan Cho, Myungjin Lee, Seunghyun Oh, Jongwoo Lee</i>	

A 103.8-dB DR 25ps-to-35ns Resolution Time-to-Digital Converter with Dynamic Ring Oscillator
for LiDAR Applications 266
Taewoong Kim, Sanghoon Lee, Youngcheol Chae

A 0.3V 762nW-Only Binary-Search Phase ADC with Current-Reused RO-Based Comparator 269
Sifan Wang, Kejin Li, Chi-Hang Chan, Yan Zhu, Rui Paulo Martins

Author Index