

2022 IEEE 31st Asian Test Symposium (ATS 2022)

**Taichung City, Taiwan
21 – 24 November 2022**



**IEEE Catalog Number: CFP22067-POD
ISBN: 978-1-6654-7228-9**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22067-POD
ISBN (Print-On-Demand):	978-1-6654-7228-9
ISBN (Online):	978-1-6654-7227-2
ISSN:	1081-7735

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 IEEE 31st Asian Test Symposium (ATS) **ATS 2022**

Table of Contents

Foreword	x
Organizing Committee	xi
Program Committee	xii
Steering Committee	xiii
Reviewers	xiv
Tutorials	xv
Keynotes	xviii
Sponsors	xxi

Reliable Designs

A Radiation-Hardened Non-Volatile Magnetic Latch with High Reliability and Persistent Storage	1
<i>Aibin Yan (Anhui University, China), Liang Ding (Anhui University, China), Zhen Zhou (Anhui University, China), Zhengfeng Huang (Hefei University of Technology, China), Jie Cui (Anhui University, China), Patrick Girard (University of Montpellier / CNRS, France), and Xiaoqing Wen (Kyushu Institute of Technology, Japan)</i>	
Locating Critical-Reliability Gates for Sequential Circuits Based on the Time Window Graph Model	7
<i>Weidong Zhu (Tongji University, China), Jianhui Jiang (Tongji University, China), and Zhanhui Shi (Tongji University, China)</i>	
Fault Securing Techniques for Yield and Reliability Enhancement of RRAM	13
<i>Shyue-Kung Lu (National Taiwan University of Science and Technology, Taiwan), Zhi-Jia Liu (National Taiwan University of Science and Technology, Taiwan), and Masaki Hashizume (Tokushima University, Japan)</i>	

Secure Scan Chain

An Obfuscation Scheme of Scan Chain to Protect the Cryptographic Chips	19
<i>Huixian Huang (Peking University Shenzhen Graduate School, China), Xiaole Cui (Peking University Shenzhen Graduate School, China; Peng Cheng Lab, China), Shuming Zhang (Peking University Shenzhen Graduate School, China), Ge Li (Peking University Shenzhen Graduate School, China; Peng Cheng Lab, China), and Xiaoxin Cui (Peking University, China)</i>	

An Authentication-Based Secure IJTAG Network	25
<i>Shih-Chun Yeh (National Cheng Kung University, Taiwan), Kuen-Jong Lee (National Cheng Kung University, Taiwan), and Dong-Yi Chen (National Cheng Kung University, Taiwan)</i>	
A New Access Protocol for Elevating the Security of IJTAG Network	31
<i>Gaurav Kumar (Indian Institute of Technology Jammu, India), Anjum Riaz (Indian Institute of Technology Jammu, India), Yamuna Prasad (Indian Institute of Technology Jammu, India), and Satyadev Ahlawat (Indian Institute of Technology Jammu, India)</i>	

Measurement and Calibration for Test

High Precision Voltage Measurement System Utilizing Low-End ATE Resource and BOST	37
<i>Keno Sato (ROHM Semiconductor, Japan), Takayuki Nakatani (Gunma University, Japan), Shogo Katayama (Gunma University, Japan), Daisuke Imori (Gunma University, Japan), Gaku Ogihara (Gunma University, Japan), Takashi Ishida (ROHM Semiconductor, Japan), Toshiyuki Okamoto (ROHM Semiconductor, Japan), Tamotsu Ichikawa (ROHM Semiconductor, Japan), Yujie Zhao (Gunma University, Japan), Kentaroh Katoh (Gunma University, Japan), Anna Kuwana (Gunma University, Japan), Kazumi Hatayama (Gunma University, Japan), and Haruo Kobayashi (Gunma University, Japan)</i>	
On-Chip Calibration for High-Speed Harmonic Cancellation-Based Sinusoidal Signal Generators	43
<i>Ankush Mangain (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France), Salvador Mir (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France), Jai Narayan Tripathi (Indian Institute of Technology Jodhpur, India), and Manuel J. Barragan (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France)</i>	
Enhanced Interconnect Test Method for Resistive Open Defects in Final Tests with Relaxation Oscillators	49
<i>Masao Ohmatsu (Tokushima University, Japan), Yuto Ohtera (Tokushima University, Japan), Yuki Ikiri (Tokushima University, Japan), Hiroyuki Yotsuyanagi (Tokushima University, Japan), Shyue-Kung Lu (National Taiwan University of Science and Technology, Taiwan), and Masaki Hashizume (Tokushima University, Japan)</i>	

Aging Reliability

Aging Impact of Power MOSFETs in Charger with Different Operation Frequency	54
<i>Kuan-Hsun Duh (National Cheng Kung University, Taiwan), Cheng-Wen Wu (National Tsing Hua University, Taiwan; National Cheng Kung University, Taiwan; Industrial Technology Research Institute, Taiwan), Ming-Der Shieh (National Cheng Kung University, Taiwan; Industrial Technology Research Institute, Taiwan), Chao-Hsun Chen (Industrial Technology Research Institute, Taiwan), and Ming-Yan Fan (National Cheng Kung University, Taiwan)</i>	

On Correction of A Delay Value using Ring-Oscillators for Aging Detection and Prediction	60
<i>Takaaki Kato (Kyushu Institute of Technology, Japan), Yousuke Miyake (PRIVATECH Inc., Japan), and Seiji Kajihara (Kyushu Institute of Technology, Japan)</i>	
Battery Pack Reliability and Endurance Enhancement for Electric Vehicles by Dynamic Reconfiguration	66
<i>Yu-You Chou (National Cheng Kung University, Taiwan), Cheng-Wen Wu (National Tsing Hua University, Taiwan; Industrial Technology Research Institute, Taiwan; National Cheng Kung University, Taiwan), Ming-Der Shieh (National Cheng Kung University, Taiwan; Industrial Technology Research Institute, Taiwan), and Chao-Hsun Chen (Industrial Technology Research Institute, Taiwan)</i>	

Diagnostic and On-line Tests

Deep Learning-Assisted Scan Chain Diagnosis with Different Fault Models During Manufacturing Test	72
<i>Utsav Jana (Intel Technology India Pvt. Ltd., India), Sourav Banerjee (IIT Jodhpur, India), Binod Kumar (IIT Jodhpur, India), Madhu B. (Intel Technology India Pvt. Ltd., India), Shankar Umapathi (Intel Technology India Pvt. Ltd., India), and Masahiro Fujita (National Institute of Advanced Industrial Science and Technology (AIST), Japan)</i>	
Online Periodic Test of Reconfigurable Scan Networks	78
<i>Natalia Lylina (ITI, University of Stuttgart, Germany), Chih-Hao Wang (ITI, University of Stuttgart, Germany), and Hans-Joachim Wunderlich (ITI, University of Stuttgart, Germany)</i>	
Using Formal Methods to Support the Development of STLs for GPUs	84
<i>Nikolaos I. Deligiannis (Politecnico di Torino, Italy), Tobias Faller (University of Freiburg, Germany), Josie E. Rodriguez Condia (Politecnico di Torino, Italy), Riccardo Cantoro (Politecnico di Torino, Italy), Bernd Becker (University of Freiburg, Germany), and Matteo Sonza Reorda (Politecnico di Torino, Italy)</i>	

System Security and Trust

Intrusion Detection and Obfuscation Mechanism for PUF-Based Authentication	90
<i>Sying-Jyan Wang (National Chung Hsing University, Taiwan), Katherine Shu-Min Li (National Sun Yat-sen University, Taiwan), Chen-Yeh Lin (Institute for Information Industry, Taiwan), and Song-Kong Chong (Institute for Information Industry, Taiwan)</i>	
PointerChecker: Tag-Based and Hardware-Assisted Memory Safety Against Memory Corruption ...	96
<i>Xiaofan Nie (Institute of Information Engineering, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), Liwei Chen (Institute of Information Engineering, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China), and Gang Shi (Institute of Information Engineering, Chinese Academy of Sciences, China; University of Chinese Academy of Sciences, China)</i>	

Using Hopfield Networks to Correct Instruction Faults	102
<i>Troya Çağıl Köylü (Delft University of Technology, the Netherlands), Moritz Fieback (Delft University of Technology, the Netherlands), Said Hamdioui (Delft University of Technology, the Netherlands), and Mottaqiallah Taouil (Delft University of Technology, the Netherlands)</i>	

Advanced Test Generation Methods

Two-Dimensional Test Generation Objective	108
<i>Irith Pomeranz (Purdue University, USA)</i>	
Selecting Path Delay Faults Through the Largest Subcircuits of Uncovered Lines	114
<i>Irith Pomeranz (Purdue University, USA)</i>	
Using Fault Detection Tests to Produce Diagnostic Tests Targeting Large Sets of Candidate Faults	120
<i>Hari Addepalli (Purdue University, USA), Irith Pomeranz (Purdue University, USA), Enamul Amyeen (Intel Corporation, USA), Suriyaprakash Natarajan (Intel Corporation, USA), Arani Sinha (Intel Corporation, USA), and Srikanth Venkataraman (Intel Corporation, USA)</i>	

Machine Learning and Test AI

Hybrid Rule-Based and Machine Learning System for Assertion Generation from Natural Language Specifications	126
<i>Fnu Aditi (Virginia Tech, USA) and Michael S. Hsiao (Virginia Tech, USA)</i>	
AN-HRNS: AN-Coded Hierarchical Residue Number System for Reliable Neural Network Accelerators	132
<i>Wan-Ju Huang (National Changhua University of Education, Taiwan), Hsiao-Wen Fu (National Changhua University of Education, Taiwan), and Tsung-Chu Huang (National Changhua University of Education, Taiwan)</i>	
A Hardware Trojan Trigger Localization Method in RTL Based on Control Flow Features	138
<i>Hao Huang (University of Chinese Academy of Sciences, China), Haihua Shen (University of Chinese Academy of Sciences, China), Shan Li (University of Chinese Academy of Sciences, China), and Huawei Li (Chinese Academy of Sciences, China)</i>	

Error Analysis and Tolerance

FPGA-Based Emulation for Accelerating Transient Fault Reduction Analysis	144
<i>Zih-Ming Huang (National Tsing Hua University, Taiwan), Dun-An Yang (National Tsing Hua University, Taiwan), Jing-Jia Liou (National Tsing Hua University, Taiwan), and Harry H. Chen (MediaTek Inc., Taiwan)</i>	
On No-Reference Error Detection of an Image Stitching System Based on Error-Tolerance	150
<i>Tong-Yu Hsieh (National Sun Yat-sen University, Taiwan), Pao-Wei Tsui (National Sun Yat-sen University, Taiwan), and Jun-Tsung Wu (National Sun Yat-sen University, Taiwan)</i>	

Usable Circuits with Imperfect Scan Logic 156
Irith Pomeranz (Purdue University, USA)

Author Index **163**