

# **2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2022)**

**Austin, Texas, USA  
19-21 October 2022**



**IEEE Catalog Number: CFP22078-POD  
ISBN: 978-1-6654-5939-6**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22078-POD
ISBN (Print-On-Demand):	978-1-6654-5939-6
ISBN (Online):	978-1-6654-5938-9
ISSN:	2576-1501

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

Image Degradation Due to Interacting Adjacent Hot Pixels .....	1
<i>Glenn H. Chapman, Klinsmann J. Coelho Silva Meneses, Israel Koren, Zahava Koren</i>	
Understanding Time-Varying Vulnerability Accross GPU Program Lifetime.....	7
<i>Hao Qiu, Semiu A. Olowogemo, Bor-Tyng Lin, William H. Robinson, Daniel B. Limbrick</i>	
SET Hardened Derivatives of QDI Buffer Template .....	13
<i>Zaheer Tabassam, Andreas Steininger</i>	
Toward the Hardening of Real-Time Operating Systems.....	19
<i>Alberto Bosio, Stefano Di Carlo, Maurizio Rebaudengo, Alessandro Savino</i>	
Is RISC-V Ready for Space? A Security Perspective.....	25
<i>Luca Cassano, Stefano Di Mascio, Alessandro Palumbo, Alessandra Menicucci, Gianluca Furano, Giuseppe Bianchi, Marco Ottavi</i>	
Neutron Irradiation Testing and Analysis of a Fault-Tolerant RISC-V System-On-Chip.....	31
<i>Douglas A. Santos, André M. P. Mattos, Lucas M. Luza, Carlo Cazzaniga, Maria Kastriotou, Douglas R. Melo, Luigi Dilillo</i>	
CRLock: A SAT and FALL Attacks Resistant Logic Locking Method at Register Transfer Level .....	37
<i>Masayoshi Yoshimura, Atsuya Tsujikawa, Hiroshi Yamazaki, Toshinori Hosokawa</i>	
Preventing Soft Errors and Hardware Trojans in RISC-V Cores .....	43
<i>Edian B. Annink, Gerard Rauwerda, Edwin Hakkennes, Alessandra Menicucci, Stefano Di Mascio, Gianluca Furano, Marco Ottavi</i>	
Evaluation of Hiding-Based Countermeasures Against Deep Learning Side Channel Attacks with Pre-Trained Networks .....	49
<i>Kostas Nomikos, Athanasios Papadimitriou, Mihalis Psarakis, Aggelos Pikrakis, Vincent Berouille</i>	
Analysis of Proton-Induced Single Event Effect in the On-Chip Memory of Embedded Process .....	55
<i>Corrado De Sio, Sarah Azimi, Luca Sterpone, David Merodio Codinachs</i>	
INTERPLAY: An Intelligent Model for Predicting Performance Degradation Due to Multi-Cache Way-Disabling.....	61
<i>Panagiota Nikolaou, Yiannakis Sazeides, Maria K. Michael</i>	
HPMA-NTRU: High-Performance Polynomial Multiplication Accelerator for NTRU.....	68
<i>Pengzhou He, Yazheng Tu, Ayesha Khalid, Máire O'Neill, Jiafeng Xie</i>	
Integral Sampler and Polynomial Multiplication Architecture for Lattice-Based Cryptography .....	74
<i>Antian Wang, Weihang Tan, Keshab K. Parhi, Yingjie Lao</i>	
Efficient Loop Abort Fault Attacks on Supersingular Isogeny Based Key Exchange (SIKE) .....	80
<i>Piyush Beegala, Debapriya Basu Roy, Prasanna Ravi, Shivam Bhasin, Anupam Chattopadhyay, Debdeep Mukhopadhyay</i>	
Online Scheduling of Concurrent Memory BISTs Execution at Real-Time Operating-System Level .....	86
<i>Francesco Angione, Paolo Bernardi, Gabriele Filipponi, Claudia Tempesta, Matteo Sonza Reorda, Davide Appello, Vincenzo Tancorre, Roberto Ugioli</i>	

Cross-Correlation Approach to Detecting Issue Test Sites in Massive Parallel Testing .....	92
<i>Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, Srivaths Ravi, Degang Chen</i>	
Storage-Based Logic Built-In Self-Test with Variable-Length Test Data .....	98
<i>Irith Pomeranz</i>	
Model-Based Analysis of Single-Event Upset (SEU) Vulnerability of 6T SRAM using FinFET Technologies .....	104
<i>Semiu A. Olowogemo, Hao Qiu, Bor-Tyng Lin, William H. Robinson, Daniel B. Limbrick</i>	
Aging Effects on Clock Gated Memory Phase Paths .....	108
<i>Amlan Ghosh, Saroj Satapathy, Jaydeep P. Kulkarni, Prashant D. Joshi</i>	
Study and Comparison of QDI Pipeline Components' Sensitivity to Permanent Faults .....	113
<i>Raghda El Shehaby, Andreas Steininger</i>	
MetaFS: Model-Driven Fault Simulation Framework .....	119
<i>Endri Kaja, Nicolas Gerlin, Monideep Bora, Keerthikumara Devarajegowda, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker</i>	
X-Ray Fault Injection: Reviewing Defensive Approaches from a Security Perspective .....	123
<i>Nasr-Eddine Ouldei Tebina, Nacer-Eddine Zergainoh, Paolo Maistri</i>	
Operational Age Estimation of ICs using Gaussian Process Regression .....	127
<i>Anmol Singh Narwariya, Pabitra Das, Saqib Khursheed, Amit Acharyya</i>	
Thread-Level Parallelism in Fault Simulation of Deep Neural Networks on Multi-Processor Systems .....	132
<i>Masoomeh Karami, Mohammad-Hashem Haghbayan, Masoumeh Ebrahimi, Antonio Miele, Juha Plosila</i>	
Improving DNN Fault Tolerance in Semantic Segmentation Applications .....	136
<i>Stéphane Burel, Adrian Evans, Lorena Anghel</i>	
Selective Hardening of CNNs Based on Layer Vulnerability Estimation .....	142
<i>Cristiana Bolchini, Luca Cassano, Antonio Miele, Alessandro Nazzari</i>	
Evaluating Read Disturb Effect on RRAM Based AI Accelerator with Multilevel States and Input Voltages .....	148
<i>Jianan Wen, Andrea Baroni, Eduardo Perez, Markus Ulbricht, Christian Wenger, Milos Krstic</i>	
Evaluation of the Effects of SEUs on Configuration Memories in FPGA Implemented QC-LDPC Decoders .....	154
<i>Zhen Gao, Yinghao Cheng, Pedro Reviriego</i>	
RADPlace-MS: A Timing-Driven Placer and Optimiser for ASICs Radiation Hardening .....	160
<i>Christos Georgakidis, Stavros Simoglou, Christos Sotiriou</i>	
A Polarity-Driven Radiation-Hardened Latch Design for Single Event Upset Tolerance .....	166
<i>Shanshan Liu, Guo Jing, Xiaochen Tang, Pedro Reviriego, Fabrizio Lombardi</i>	

## **Author Index**