

# **2022 IEEE International Test Conference in Asia (ITC-Asia 2022)**

**Taipei, Taiwan  
24-26 August 2022**



**IEEE Catalog Number: CFP22UWH-POD  
ISBN: 978-1-6654-5524-4**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22UWH-POD
ISBN (Print-On-Demand):	978-1-6654-5524-4
ISBN (Online):	978-1-6654-5523-7
ISSN:	2768-0681

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2022 IEEE International Test Conference in Asia (ITC-Asia) **ITC-Asia 2022**

## Table of Contents

Welcome Message .....	viii
Organizing Committee .....	ix
Program Committee .....	x
Steering Committee .....	xii
Sponsors .....	xiii
Supporters and Organizers .....	xiv

## Memory and Test Structure

Fault Resilience Techniques for Flash Memory of DNN Accelerators .....	1
<i>Shyue-Kung Lu (National Taiwan University of Science and Technology, Taiwan), Yu-Sheng Wu (National Taiwan University of Science and Technology, Taiwan), Jin-Hua Hong (National University of Kaohsiung, Taiwan), and Kohei Miyase (Kyushu Institute of Technology, Japan)</i>	
Fault Modeling and Testing of RRAM-Based Computing-In Memories .....	7
<i>Yu-Cheng Yang (National Central University, Taiwan) and Jin-Fu Li (National Central University, Taiwan)</i>	
Diagnosing Transition Delay Faults Under Scan-Based Logic Array .....	13
<i>Duo-Yao Kang (National Cheng Kung University, Taiwan), Shiou-Ning Lin (National Cheng Kung University, Taiwan), and Kuen-Jong Lee (National Cheng Kung University, Taiwan)</i>	

## Test Data Analysis

A Decision Tree-Based Screening Method for Improving Test Quality of Memory Chips .....	19
<i>Ya-Chi Cheng (National Cheng Kung University, Taiwan), Pai-Yu Tan (National Tsing Hua University, Taiwan), Cheng-Wen Wu (National Cheng Kung University, Taiwan; National Tsing Hua University, Taiwan), Ming-Der Shieh (National Cheng Kung University, Taiwan), Chien-Hui Chuang (Taiwan Semiconductor Manufacturing Co., Ltd., Taiwan), and Gordon Liao (Taiwan Semiconductor Manufacturing Co., Ltd., Taiwan)</i>	

Weak Die Screening by Feature Prioritized Random Forest for Improving Semiconductor Quality and Reliability .....	25
<i>Shian-Yu Lin (National Cheng Kung University, Taiwan), Pai-Yu Tan (National Tsing Hua University, Taiwan), Cheng-Wen Wu (National Cheng Kung University, Taiwan; National Tsing Hua University, Taiwan), Ming-Der Shieh (National Cheng Kung University, Taiwan), Chien-Hui Chuang (Taiwan Semiconductor Manufacturing Co., Ltd., Taiwan), and Gordon Liao (Taiwan Semiconductor Manufacturing Co., Ltd., Taiwan)</i>	
Wafer Map Pattern Analytics Driven By Natural Language Queries .....	31
<i>Yueling Zeng (University of California, USA), Min Jian Yang (University of California, USA), and Li-C. Wang (University of California, USA)</i>	

## Logic Testing

Timing-Critical Path Analysis in Circuit Designs Considering Aging with Signal Probability.....	37
<i>Jiun-Cheng Tsai (Nat'l Yang Ming Chiao Tung Univ., Taiwan), Aaron C.-W. Liang (Nat'l Yang Ming Chiao Tung Univ., Taiwan), and Charles H.-P. Wen (Nat'l Yang Ming Chiao Tung Univ., Taiwan)</i>	
Effective Switching Probability Calculation to Locate Hotspots in Logic Circuits .....	43
<i>Taiki Utsunomiya (Kyushu Institute of Technology, Japan), Ryu Hoshino (Kyushu Institute of Technology, Japan), Kohei Miyase (Kyushu Institute of Technology, Japan), Shyue-Kung Lu (National Taiwan University of Science and Technology, Taiwan), Xiaoqing Wen (Kyushu Institute of Technology, Japan), and Seiji Kajihara (Kyushu Institute of Technology, Japan)</i>	
Test Response Compaction for Software-Based Self-Test .....	49
<i>Jia-Ruei Liang (National Taiwan University, Taiwan), Ya-Ni Hsieh (National Taiwan University, Taiwan), and Jiun-Lang Huang (National Taiwan University, Taiwan)</i>	

## Invited Session: Testing and Reliability of Computing-In-Memories

Testing and Reliability of Computing-In Memories: Solutions and Challenges .....	55
<i>Jin-Fu Li (National Central University, Taiwan)</i>	
Structured Test Development Approach for Computation-in-Memory Architectures .....	61
<i>Moritz Fieback (Delft University of Technology, The Netherlands), Mottaqiallah Taouil (Delft University of Technology, The Netherlands), and Said Hamdioui (Delft University of Technology, The Netherlands)</i>	

A Failure Analysis Framework of ReRAM In-Memory Logic Operations .....	67
<i>L. Brackmann (Institut für Werkstoffe der Elektrotechnik II RWTH Aachen, Germany), A. Jafari (KIT, Karlsruhe, Germany), C. Bengel (Institut für Werkstoffe der Elektrotechnik II RWTH Aachen, Germany), M. Mayahinia (KIT, Karlsruhe, Germany), R. Waser (Institut für Werkstoffe der Elektrotechnik II RWTH Aachen, Germany; Peter Grünberg Institut Forschungszentrum Jülich, Germany), D. Wouters (Institut für Werkstoffe der Elektrotechnik II RWTH Aachen, Germany), S. Menzel (Peter Grünberg Institut Forschungszentrum Jülich, Germany), and M. Tahoori (KIT, Karlsruhe, Germany)</i>	

## Design for Security and Reliability

Cost-Optimized and Robust Latch Hardened Against Quadruple Node Upsets for Nanoscale CMOS .....	73
<i>Aibin Yan (Anhui University, China), Shukai Song (Anhui University, China), Jixiang Zhang (Anhui University, China), Jie Cui (Anhui University, China), Zhengfeng Huang (Hefei University of Technology, China), Tianming Ni (Anhui Polytechnic University, China), Xiaoqing Wen (Kyushu Institute of Technology, Japan), and Patrick Girard (University of Montpellier / CNRS, France)</i>	
A Novel Dual Logic Locking Method to Prevent Counterfeit IP/IC .....	79
<i>Aobo Cui (Beihang University, China), Dongrong Zhang (Beihang University, China), Qiang Ren (Beihang University, China), and Donglin Su (Beihang University, China)</i>	
A Physically Unclonable Function Embedded in a SAR ADC .....	85
<i>Yi-Ying Chen (National Cheng Kung University, Taiwan) and Soon-Jyh Chang (National Cheng Kung University, Taiwan)</i>	

## Error Tolerance

An Improvement of the No-Reference Test Scheme Based on False Edge Detection for Image Processing Application .....	90
<i>Hideyuki Ichihara (Hiroshima City University, Japan), Naruki Itoh (Hiroshima City University, Japan), and Tomoo Inoue (Hiroshima City University, Japan)</i>	
Evaluating the Impact of Permanent Faults in a GPU Running a Deep Neural Network .....	96
<i>Juan-David Guerrero-Balaguera (Politecnico di Torino), Luigi Galasso (Politecnico di Torino), Robert Limas Sierra (Universidad Pedagógica y Tecnológica de Colombia (UPTC)), and Matteo Sonza Reorda (Politecnico di Torino)</i>	

<b>Author Index</b> .....	<b>103</b>
---------------------------	------------