# **2022 International Conference on** Hardware/Software Codesign and **System Synthesis** (CODES+ISSS 2022)

Shanghai, China 7 – 14 October 2022



IEEE Catalog Number: CFP22COD-POD **ISBN:** 

978-1-6654-7295-1

### **Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved**

*Copyright and Reprint Permissions*: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

### \*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	
ISBN (Print-On-Demand):	
ISBN (Online):	
ISSN:	

CFP22COD-POD 978-1-6654-7295-1 978-1-6654-7294-4 2832-6466

### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



# 2022 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) **CODES-ISSS 2022**

## **Table of Contents**

Welcome Message from the CODES+ISSS 2022 Program Chairs	. vii
CODES+ISSS 2022 Program Committee	viii

### **CODES+ISSS Work-in-Progress**

<ul> <li>Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search</li></ul>	
<ul> <li>Work-in-Progress: Scheduler for Collaborated FPGA-GPU-CPU Based on Intermediate Language 3 Nan Hu (University of Science and Technology of China, China), Chao</li> <li>Wang (University of Science and Technology of China, China), Xuehai</li> <li>Zhou (University of Science and Technology of China, China), and Xi Li</li> <li>(University of Science and Technology of China, China)</li> </ul>	;
<ul> <li>Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-Based</li> <li>Post-Quantum Cryptography</li></ul>	;
<ul> <li>Work-in-Progress: BloCirNN: An Efficient Software/hardware Codesign Approach for Neural</li> <li>Network Accelerators with Block-Circulant Matrix</li></ul>	,
<ul> <li>Work-in-Progress: HeteroRW: A Generalized and Efficient Framework for Random Walks in</li> <li>Graph Analysis</li></ul>	¢

<ul> <li>Work-in-Progress: Lark: A Learned Secondary Index Toward LSM-Tree for Resource-Constrained</li> <li>Embedded Storage Systems</li> <li>Jianan Yuan (Shenzhen University, China), Huan Liu (Shenzhen</li> <li>University, China), Shangyu Wu (City University of Hong Kong, China),</li> <li>Yiquan Lin (Shenzhen University, China), Tiantian Wang (Shenzhen</li> <li>University, China), Chenlin Ma (Shenzhen University, China), Rui Mao</li> <li>(Shenzhen University, China), and Yi Wang (Shenzhen University, China)</li> </ul>	11
<ul> <li>Work-in-Progress: Toward Energy-Efficient Near STT-MRAM Processing Architecture for Neural Networks</li> <li>Yueting Li (Beihang University, China), Bingluo Zhao (Beihang University, Beijing, China), Xinyi Xu (Beihang University, China), Yundong Zhang (Vimicro Corporation, Beijing, China), Jun Wang (Beihang University, China), and Weisheng Zhao (Beihang University, China)</li> </ul>	13
<ul> <li>Work-in-Progress: Utilizing Latency and Accuracy Predictors for Efficient Hardware-Aware NAS</li> <li>Negin Firouzian (McGill University, Canada), Seyyed Hasan Mozafari (McGill University, Canada), James J. Clark (McGill University, Canada), Canada), Warren J. Gross (McGill University, Canada), and Brett H. Meyer (McGill University, Canada)</li> </ul>	15

### **Industry Track**

Industry-Track: Towards Agile Design of Neural Processing Unit
Industry Paper: Surrogate Models for Testing Analog Designs Under Limited Budget — A
Bandgap Case Study
Roderick Bloem (Graz University of Technology, Austria), Alberto
Larrauri (Graz University of Technology, Austria), Roland Lengfeldner
(Infineon Technologies AG, Austria), Cristinel Mateis (Austrian
Institute of Technology, Austria), Dejan Ničković (Austrian Institute
of Technology, Austria), and Björn Ziegler (Infineon Technologies AG,
Austria)

### **Special Session**