

2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS 2022)

**San Jose, California, USA
9 – 12 October 2022**



**IEEE Catalog Number: CFP22EPP-POD
ISBN: 978-1-6654-5076-8**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22EPP-POD
ISBN (Print-On-Demand):	978-1-6654-5076-8
ISBN (Online):	978-1-6654-5075-1
ISSN:	2165-4107

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>A Novel Differential Signal Routing Method for High-Speed and Large-Capacity DDR5 Dual-In-Line Memory Module.....</p> <p style="padding-left: 20px;"><i>Yun-Ho Lee, Dongyeop Kim, Sangkeun Kwak, Jeonghun Baek, Kyoungsun Kim, Sung Joo Park, Jeonghyeon Cho, Hoyoung Song</i></p>	<p>1</p>
<p>Advanced Measurement and Simulation Approach for DDR5 On-Chip SI/PI with the Probing Package.....</p> <p style="padding-left: 20px;"><i>Wonsuk Choi, Sangkeun Kwak, Jaeseok Park, Jiyoung Do, Byeongseon Yun, Yoo-Jeong Kwon, Dongyeop Kim, Kyudong Lee, Tae Young Kim, Wonyoung Kim, Kyoungsun Kim, Sung Joo Park, Jeonghyeon Cho, Hoyoung Song</i></p>	<p>4</p>
<p>Crosstalk Analysis for PCIe 6.0 (PAM4) Under Different Transmitter Conditions.....</p> <p style="padding-left: 20px;"><i>Fabio A. Ruiz-Molina, Jingbo Li, Kai Xiao</i></p>	<p>7</p>
<p>Reinforcement Learning for the Optimization of Power Plane Designs in Power Delivery Networks</p> <p style="padding-left: 20px;"><i>Seunghyup Han, Osama Waqar Bhatti, Madhavan Swaminathan</i></p>	<p>10</p>
<p>Interconnect Modeling Using a Surface Admittance Operator Derived with the Fokas Method</p> <p style="padding-left: 20px;"><i>Dries Bosman, Martijn Huynen, Daniël De Zutter, Xiao Sun, Nicolas Pantano, Geert Van Der Plas, Eric Beyne, Dries Vande Ginste</i></p>	<p>13</p>
<p>Differential Via Optimization for PCIe Gen5 Channel Based on Particle Swarm Optimization Algorithm</p> <p style="padding-left: 20px;"><i>Chulhee Cho, Kwangho Kim, Manho Lee, Jaeyoung Shin, Sungjin Yoon, Youngjae Lee, Chayoung Song, Wooshin Choi, Myoungbo Kwak, Youngdon Choi, Jung-Hwan Choi, Hyungjong Ko</i></p>	<p>16</p>
<p>Deterministic Policy Gradient-Based Reinforcement Learning for DDR5 Memory Signaling Architecture Optimization Considering Signal Integrity</p> <p style="padding-left: 20px;"><i>Daehwan Lho, Hyunwook Park, Keunwoo Kim, Seongguk Kim, Boogyo Sim, Kyungjune Son, Keeyoung Son, Jihun Kim, Seonguk Choi, Joonsang Park, Haeyeon Kim, Kyubong Kong, Joungho Kim</i></p>	<p>19</p>
<p>Distributed PDN Modeling Approach for Accurate Jitter Estimation in High-Speed NAND Flash Memory</p> <p style="padding-left: 20px;"><i>Sayed Mobin, Pranav Balachander, Asha Sharma, Venkatesh Ramachandra</i></p>	<p>22</p>
<p>Scalable Transformer Network-Based Reinforcement Learning Method for PSIJ Optimization in HBM.....</p> <p style="padding-left: 20px;"><i>Hyunwook Park, Taein Shin, Seongguk Kim, Daehwan Lho, Boogyo Sim, Jinwook Song, Kyubong Kong, Joungho Kim</i></p>	<p>25</p>
<p>CISPR 25 Radiated Emission Simulation and Measurement Correlation of an Automotive Reinforced Isolated Switch Driver</p> <p style="padding-left: 20px;"><i>Jie Chen, Rajen Murugan, Sooping Saw, Francisco Lauzurique, John Broze, Craig Greenberg, Alex Triano, Bibhu Nayak, Harikiran Muniganti, Joe Sivaswamy, Dipanjan Gope</i></p>	<p>28</p>
<p>Memory Speed Enhancement Via SI/PI Optimization in Constrained Tablet Designs</p> <p style="padding-left: 20px;"><i>Simon Chun Kit See, Asmah Truky, Gaurav Hada, Sameer Shekhar, Chandru Raman</i></p>	<p>31</p>

On-Dual In-Line Memory Module (DIMM) Low-Pass Filter (LPF) Using Via Stubs for Enhancing Signal Integrity	34
<i>Seungjin Lee, Jonghoon J Kim, Jinseong Yun, Heejin Cho, Youngho Lee, Kyoungsun Kim, Sungjoo Park, Jeonghyeon Cho, Hoyoung Song</i>	
A Low EMI Board-To-Board Connector Design for 5G mmWave and High-Speed Signaling	37
<i>Keunwoo Kim, Junghyun Lee, Seokwoo Hong, Hyunwoo Kim, Boogyo Sim, Kyungjune Son, Taein Shin, Keeyoung Son, Jinyoung Kim, Kyubong Kong, Joungho Kim</i>	
Improvement of Radiation Characteristics of a 300-GHz On-Chip Patch Antenna with Epoxy Mold Compound (EMC) Encapsulation	40
<i>Harshpreet S. Bakshi, Rajen Murugan, Sylvester Ankamah-Kusi</i>	
Hardware Verification of Via Crosstalk Cancellation for Differential BGA-to-BGA Links	43
<i>Katharina Scharff, Xiaomin Duan, Matteo Cocchini, Hung Nguyen, Nicole Selezinski, Dierk Kaller, Hubert Harrer</i>	
Fast LDO Simulations Via Parameter-Varying Linearized Macromodels	46
<i>Tommaso Bradde, Stefano Grivet-Talocia</i>	
Towards Accelerated Transient Solvers for Full System Power Integrity Verification	49
<i>Antonio Carlucci, Stefano Grivet-Talocia, Scott Mongrain, Sid Kulasekaran, Kaladhar Radhakrishnan</i>	
Impedance and Cost Based PDN Decoupling Optimization Using Reinforcement Learning	52
<i>Allan Sánchez-Masís, Sameer Shekhar</i>	
Realistic Stripline Corner Modeling Using Surrogate Model and Topographic Fitting	55
<i>Andrew Page, Matteo Cocchini, Zhaoqing Chen, Xu Chen</i>	
Network Model Compensation for Single-Point Measurements of Multi-Pin Devices When Using Non-Invasive Current Estimation	58
<i>Chad M. Smutzer, Jordan R. Keuseman, Clifton R. Haider, Barry K. Gilbert</i>	
Novel Closed-Form 2-D Green's Function of Shielded Layered Media and Its Use in Transmission Lines Inductance Extraction	61
<i>Shucheng Zheng, Vladimir I. Okhmatovski</i>	
Signal Integrity and Power Leakage Optimization for 3D X-Point Memory Operation Using Reinforcement Learning	64
<i>Kyungjune Son, Keunwoo Kim, Gapyeol Park, Daehwan Lho, Hyunwook Park, Boogyo Sim, Taein Shin, Joonsang Park, Haeyeon Kim, Joungho Kim, Kyubong Gong</i>	
An Efficient Parallel Electromagnetic Solver for Extracting Scattering Parameters from Large Electrical Interconnects with Many Ports	67
<i>Damian Marek, Piero Triverio</i>	
An Efficient Methodology to Parse and Mesh Large Interconnect Layouts for Electromagnetic Analysis	70
<i>Qinghao Zhang, Ruoyi Xie, Fei Guo, Shashwat Sharma, Damian Marek, Piero Triverio</i>	
2D Spectral Transposed Convolutional Neural Network for S-Parameter Predictions	73
<i>Yiliang Guo, Xingchen Li, Madhavan Swaminathan</i>	

Methods to Characterize Radiation Patterns of WR5 Band Integrated Antennas in a Flip-Chip Enhanced QFN Package	76
<i>Aditya N. Jogalekar, Oscar F. Medina, Andrew Blanchard, Rashaunda Henderson, Mahadevan K. Iyer, Hassan Ali, Rajen Murugan, Tony Tang</i>	
Codimensional Optimization of Differential Via Padstacks.....	79
<i>Jiwoong Jeon, Shivani Joshi, Daniel De Araujo, Bhyrav Mutnury</i>	
Intra-Pair Skew Impact Analysis of High-Speed Cables for HDMI Interface.....	82
<i>Boogyo Sim, Keunwoo Kim, Taein Shin, Hyunwook Park, Seongguk Kim, Daehwan Lho, Keeyoung Son, Kyubong Kong, Seungtaek Jeong, Seonguk Choi, Jihun Kim, Joungho Kim</i>	
Inverse Design of Embedded Inductor with Hierarchical Invertible Neural Transport Net	85
<i>Oluwaseyi Akinwande, Osama Waqar Bhatti, Madhavan Swaminathan</i>	
Design and Optimization of High-Speed Digital Bus Over RF Channel	88
<i>Nikhita Baladari, Robert Wenzel</i>	
Efficient Modeling of Random Jitter Due to Stochastic Power Supply Noise in CMOS Inverters.....	91
<i>Ahsan Javaid, Ramachandra Achar, Jai Narayan Tripathi</i>	
NEXT Effect in Pin-Area Routing at Receiver End from Via to Trace Coupling in a 32 Gb/s Channel.....	94
<i>Pavel Roy Paladhi, Yanyan Zhang, Xianbo Yang, Nam Pham, Megan Nguyen, Mahesh Bohra, Junyan Tang, Sungjun Chun, Joshua Myers, Wiren Becker, Daniel Dreps</i>	
An Improved Methodology for High Frequency Socket Performance Characterization.....	97
<i>Saikat Mondal, Dhanya Athreya, Emile Davies-Venn, Zhichao Zhang, Kemal Ayyün</i>	
A Transfer Learning Approach to Expedite Training of Artificial Neural Networks for Variability- Aware Signal Integrity Analysis of MWCNT Interconnects.....	100
<i>Surila Guglani, Km Dimple, Avirup Dasgupta, Rohit Sharma, Brajesh Kumar Kaushik, Sourajeet Roy</i>	
Advanced Fly-By Routing Topology for Gbps DDR5 Systems.....	103
<i>Shinyoung Park, Vinod Arjun Huddar</i>	

Author Index