

# **2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC 2022)**

**Patras, Greece  
3 – 5 October 2022**



**IEEE Catalog Number: CFP22LSI-POD  
ISBN: 978-1-6654-9006-1**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22LSI-POD
ISBN (Print-On-Demand):	978-1-6654-9006-1
ISBN (Online):	978-1-6654-9005-4
ISSN:	2324-8432

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

**Keynote:** Designing Phase-Locked Loops in Modern CMOS Technologies...N/A

*Prof. Salvatore Levantino, Politecnico di Milano*

*Session chair: Prof. Grigorios Kalivas*

**Keynote:** Preserving Design Hierarchy Information for Polynomial Formal Verification...1

*Prof. Rolf Drechsler, University of Bremen*

*Session Chair: Prof. Giovanni De Micheli, EPFL*

**Keynote:** Challenges in Hardware Implementations of Fully Homomorphic Encryption Algorithms...N/A

*Prof. Çetin Kaya Koç, University of California, Santa Barbara*

*Session chair: Prof. Efstratios Gallopoulos, Univ. Patras*

## **Systems on Chip**

**Session chair: Prof. Dimitrios Soudris, NTUA**

Embedded TCP/IP Controller for a RISC-V SoC...8

*Chun-Jen Tsai, Yi-De Lee*

A Hardware-based HEFT Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs...14

*Alexander Fusco, Sahil Hassan, Joshua Mack, Ali Akoglu*

RISC-V Processor Trace Encoder with Multiple Instructions Retirement Support...20

*Halil Kükner, Gökhan Kaplayan, Ahmet Efe, Mehmet Ali Gülden*

RIBiT: Reduced Intra-flit Bit Transitions for Bufferless NoC...26

*Akshay Sarman, Alwin Shaju, Rose George Kunthara, Neethu K, Rekha K. James, John Jose*

## **Design Automation – 1**

**Session chair: Dr. Victor Grimblatt, Synopsys**

Guiding FPGA Detailed Placement Via Reinforcement Learning...32

*Pooria Esmaeili, Timothy Martin, Shawki Areibi, Gary Grewal*

Generation of Formal CPU Profiles for Embedded Systems...38

*Stian Sorensen, Christian Bartsch, Dominik Stoffel, Wolfgang Kunz*

Simulation-Based Maximum Coverage Hazards Detection and Elimination Analysis, Supporting Combinational Logic Loops...44

*Nikolaos Chatzivangelis, Dimitris Valiantzas, Christos Sotiriou, Iordanis Lilitsis*

Investigation on Performance, Power, Area Trade-Offs using Deterministic and Monte-Carlo Process Variation Aware Synthesis Flows...50

*Nikolaos Blias, Iordanis Lilitsis, Stavros Simoglou, Evangelos Bakas, Christos Sotiriou*

**Special Session on Computation-in-Memory: Opportunities and challenges**

**Organizer: Prof. Said Hamdioui, Delft University of Technology**

FeFET versus DRAM based PIM Architectures: A Comparative Study...56

*Chirag Sudarshan, Taha Soliman, Thomas Kämpfe, Christian Weis, Norbert Wehn*

Cross-layer FeFET Reliability Modeling for Robust Hyperdimensional Computing...62

*Shubham Kumar, Swetaki Chatterjee, Simon Thomann, Paul R. Genssler, Yogesh Singh Chauhan, Hussam Amrouch*

System Design for Computation-in-Memory: From Primitive to Complex Functions...68

*Mahdi Zahedi, Taha Shahroodi, Abhairaj Singh, Geert Custers, Stephan Wong, Said Hamdioui*

### **Special Session on Front-end circuits and subsystems for 5G applications**

**Organizer: Prof. Grigorios Kalivas, Univ. of Patras**

A Wideband High-Gain Power Amplifier Operating in the D Band...74

*Vasileios Manouras, Ioannis Papananos*

Frequency Synthesizers for 5G Applications...79

*Salvatore Levantino*

30 GHz Front-End with Adaptively Biased PA and Current Steering LNA for Phased Array Systems...83

*Panagiotis Gkoutis, Georgios Konidas, Grigorios Kalivas*

### **Poster 1: Design and Applications**

**Session chair: Prof. Paris Kitsos**

Gradient Backpropagation based Feature Attribution to Enable Explainable-AI on the Edge...89

*Ashwin Bhat, Adou Sangbone Assoa, Arijit Raychowdhury*

ENDURA : Enhancing Durability of Multi Level Cell STT-RAM based Non Volatile Memory Last Level Caches...95

*Yogesh Kumar, S Sivakumar, John Jose*

Flexible Security and Privacy, System Architecture for IoT, in Healthcare...101

*Kyriaki Tsantikidou and Nicolas Sklavos*

Enabling Automotive Electrification on Heterogeneous Automotive Microcontroller using Virtual System Modelling...107

*Rupali Hongekar, Ankita Gupta, Jayakrishna Guddeti, Meghashyam Ashwathnarayan*

A Comparison of SAT-based and SMT-based Frameworks for X-value Combinational Equivalence Checking...112

*Raiyyan Malik, Shubham Baunthiyal, Puneet Kumar, Srinath J, Sneha Saurabh*

Linear and Periodic State Integrated Circuits Noise Simulation Benchmarking...118

*Anastasios Michailidis, Thomas Noulis, Kostas Siozios*

Practical Day-Ahead Power Prediction of Solar Energy-Harvesting for IoT Systems...124

*Konstantinos Falis, Andreas Tsioungkos, Vasilis F. Pavlidis*

Unlocking High Resolution Arithmetic Operations within Memristive Crossbars for Error Tolerant Applications...130

*Kamalika Datta, Saman Froehlich, Dev Narayan Yadav, Saeideh Shirinzadeh, Indranil Sengupta, Rolf Drechsler*

A Power Reduction Technique Based on Linear Transformations for Block Ciphers...136

*Elif Bilge Kavun*

Run Time Power and Accuracy Management with Approximate Circuits...142

*Nahla El-Araby, David Frismuth, Nilson Neves Filho, Axel Jantsch*

Efficient Dynamic Logic Magnitude Comparators...148  
*Constantinos Efsthathiou, Laura Agaloti, Yiorgos Tsiatouhas*

Power Analysis Attack on Locking SIB based IJTAG Architecture...153  
*Gaurav Kumar, Anjum Riaz, Yamuna Prasad, Satyadev Ahlawat*

Hardware Trojan Mitigation for Securing On-chip Networks from Dead Flit Attacks...159  
*Mohammad Humam Khan, Ruchika Gupta, Vedika J. Kulkarni, John Jose, Sukumar Nandi*

## **Digital Design**

**Session chair: Prof. Ibrahim Elfadel, Khalifa University**

An Energy-Efficient Three-Independent-Gate FET Cell Library for Low-Power Edge Computing...165  
*Michael Keyser, Roman Gauchi, Pierre-Emmanuel Gaillardon*

A Low-Overhead Method for the Accurate Estimation of the Maximum Operating Clock Frequency...171  
*Brent Bohnenstiehl, Aaron Stillmaker, Timothy Andreas, Bevan Baas*

Exploring Approximate Comparator Circuits on Power Efficient Design of Decision Trees...176  
*Pedro Silva, Mateus Grellert, Cristina Meinhardt*

## **Design Automation – 2**

**Session chair: Prof. Christos Sotiriou, Univ. of Thessaly**

Stitch-avoiding Detailed Routing for Multiple E-Beam Lithography...182  
*Kritanta Saha, Pritha Banerjee, Susmita Sur-Kolay*

SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-stage Partition...188  
*Yidan Jing, Liliang Yang, Zhen Zhuang, Genggeng Liu, Xing Huang, Wen-Hao Liu, Ting-Chi Wang*

FPGA-Based Stochastic Local Search Satisfiability Solvers Exploiting High Bandwidth Memory...194  
*Christopher Chuvalas, Ranga Vemuri*

LA-SVR: A High-Performance Layer Assignment Algorithm with Slew Violations Reduction...200  
*Lieqiu Jiang, Zepeng Li, Chenpeng Bao, Genggeng Liu, Xing Huang, Wen-Hao Liu, Ting-Chi Wang*

## **Analog Design**

**Session chair: Prof. Costas Psychalinos, University of Patras**

Machine Learning based Power Converter Large Signal Simulation for Energy Harvesting Applications...206  
*George Vergos, Vasiliki Gogolou, Christina Panagiotopoulou, Anastasios Avgoustidis, Thomas Noulis, Kostas Siozios, Stylianos Siskos*

A Circuit-Level SPICE Modeling Strategy for the Simulation of Behavioral Variability in ReRAM...211  
*Jose Cayo, Ioannis Vourkas, Antonio Rubio*

A novel wide frequency range 65nm CMOS VCO...215  
*Dimitrios Samaras, Andreas Tsimpos, Alkis Hatzopoulos*

A self-referenced on-chip jitter BIST with subpicosecond resolution in 28 nm FD-SOI technology...219  
*Manasa Madhvaraj, Salvador Mir, Manuel J. Barragan*

## **Circuits for Communications**

**Session chair: Prof. Fatih Ugurdag, Ozyegin University**

Architecture and 28 nm CMOS Design of a 1886 MBin/sec Context-Adaptive Binary Arithmetic Coder (CABAC) Encoder...225

*Renjie Chen, Aaron Stillmaker, Bevan Baas*

High-Speed SC Decoder for Polar Codes achieving 1.7 Tb/s in 28 nm CMOS...231

*Lukasz Lopacinski, Alireza Hasani, Goran Panic, Nebojsa Maletic, Jesus Gutiérrez, Milos Krstic, Eckhard Grass*

An FPGA implementation of the VESA Display Stream Compression decoder...237

*Nikolaos Kefalas, George Theodoridis*

High-Level Synthesis design approach for Number-Theoretic Multiplier...243

*Islam Alexander El-Kady, Apostolos Fournaris, Evangelos Haleplidis, Vassilis Paliouras*

## **Fault tolerance and testing**

**Session chair: Prof. Nikolaos Sklavos, University of Patras**

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space...249

*Vasileios Leon, Elissaios Alexios Papatheofanous, George Lentaris, Charalampos Bezaitis, Nikolaos Mastorakis, Georgios Bampilis, Dionysios Reisis, Dimitrios Soudris*

Fast and accurate Model-Driven FPGA-based System-Level Fault Emulation...255

*Endri Kaja, Nicolas Gerlin, Monideep Bora, Gabriel Rutsch, Keerthikumara Devarajegowda, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker*

A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs...261

*Anu Asokan*

## **Modelling**

**Session chair: Prof. Graziano Pravadelli, University of Verona**

A Multi-stage Hybrid Approach for Mapping Applications on Heterogeneous Multi-core Platforms...267

*Andreas Emeretlis, George Theodoridis, Panayiotis Alefragis, Nikolaos Voros*

MemCork: Exploration of Hybrid Memory Architectures for Intermittent Computing at the Edge...273

*Theo Soriano, David Novo, Guillaume Prenat, Gregory Di Pendina, Pascal Benoit*

NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool...279

*Nils Bosbach, Jan Moritz Joseph, Rainer Leupers, Lukas Jünger*

Exploiting clustering and decision-tree algorithms to mine LTL assertions containing non-boolean expressions...285

*Samuele Germiniani, Graziano Pravadelli*

## **Special Session on Variability in ReRAM devices: mitigation and opportunities for exploitation**

**Organizers: Prof. Ioannis Vourkas, Federico Santa Maria Technical University, Prof. Georgios Ch. Sirakoulis, Democritus University of Thrace, Prof. Antonio Rubio, Polytechnic University of Catalonia**

End-to-end modeling of variability-aware neural networks based on resistive-switching memory arrays...291

*Artem Glukhov, Nicola Lepri, Valerio Milo, Andrea Baroni, Cristian Zambelli, Piero Olivo, Eduardo Pérez, Christian Wenger, Daniele Ielmini*

Reliability-Aware Ratioed Logic Operations for Energy-Efficient Computational ReRAM...296

*Carlos Fernandez, Ioannis Vourkas*

Dealing with Non-Idealities in Memristor Based Computation-In-Memory Designs...302

*Anteneh Gebregiorgis, Abhairaj Singh, Sumit Diware, Rajendra Bishnoi, Said Hamdioui*

Substrate Effect on Low-frequency Noise of synaptic RRAM devices...308

*Nikolaos Vasileiadis, Alexandros Mavropoulis, Panagiotis Loukas, Pascal Normand, Georgios Ch. Sirakoulis, Panagiotis Dimitrakis*

### **Student forum**

**Organizers/co-chairs: Prof. Ricardo Reis, UFRGS, Prof. Alexandra Lackmann Zimpeck, UFRGS, Prof. Ioannis Kouretas, University of Patras**

Assessing IMD of a Direct-to-RF Platform...313

*Jonathan Merk, Changhai Lin, Matthias Kamuf*

Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors...315

*Lucas Réveil, Chhandak Mukherjee, Cristell Maneux, Marina Deng, François Marc, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu, Arnaud Poittevin, Ian O'Connor, Oskar Baumgartner, David Pirker*

On the Design and Development of a ReRAM-based Computational Memory Prototype...317

*Carlos Fernandez, Ioannis Vourkas*

A 18-27 GHz Programmable Gain Amplifier in 65-nm CMOS technology...319

*Carolina del Río Bueno, Uxua Esteban Eraso, Carlos Sánchez-Azqueta, Santiago Celma Pueyo*

Modeling frequency response of  $g_m$ -boosted inductorless Common-Gate LNA...321

*Jorge Marqués-García, Alberto Arcusa-Puente, Antonio D. Martínez-Pérez, Francisco Aznar*

Approximation Workflow for Energy-Efficient Comparators in Decision Tree Applications...323

*Pedro Silva, Mateus Grellert, Cristina Meinhardt*

Design and characterisation of a Physically Unclonable Function on FPGA using second-order compensated measurement...325

*Jorge Fernandez-Aragon, Guillermo Diez-Senorans, Miguel Garcia-Bosque, Santiago Celma*

### **Special Session on Computing Circuits and SoCs for Space Applications**

**Organizer: Prof. Dionysios Reisis, National and Kapodistrian University of Athens**

SoC FPGA Acceleration for Semantic Segmentation of Clouds in Satellite Images...327

*Elissaios Alexios Papatheofanous, Philippos Tziolos, Vasileios Kalekis, Tzouma Amrou, Georgios Konstantoulakis, Georgios Venitourakis, Dionysios Reisis*

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications...331

*Vasileios Leon, George Lentaris, Dimitrios Soudris, Simon Vellas, Mathieu Bernou*

A low-power, radiation-hardened Single Event Effect rate detection System on a Chip for Real Time Monitoring of Single Event Effects on Low Earth Orbit satellites...335

*Georgios Kottaras, Theodoros Sarris, Athanasios Psomoulis, Ilias Ioakeimidis, Angelos Papathanasiou, Dave Pitchford, Ingmar Sandberg*

High-Performance Hardware Accelerators for Next Generation On-Board Data Processing...341

*Antonios Paschalis, Panagiotis Chatziantoniou, Dimitris Theodoropoulos, Antonis Tsigkanos, Nektarios Kranitis*

## **PhD Forum**

**Organizers/co-chairs: Prof. Ricardo Reis, UFRGS, Prof. Alexandra Lackmann Zimpeck, UFRGS, Prof. Ioannis Kouretas, University of Patras**

Investigation of Hybrid Soft Error Mitigation Techniques for Applications running on Resource-constrained devices...345

*Jonas Gava, Ricardo Reis, Luciano Ost*

Systematic Embedded Development and Implementation Techniques on Intel Myriad VPU...347

*Vasileios Leon, Kiamal Pekmestzi, Dimitrios Soudris*

Architectural Support for Functional Programming...349

*Cecil Accetti, Peilin Liu*

Towards CIM-friendly and Energy-Efficient DNN Accelerator via Bit-level Sparsity...351

*Foroozan Karimzadeh, Arijit Raychowdhury*

Speculative guardband: exploiting critical-delay variations across cached instructions...353

*Johannes Warwick Farias, Diego V. C. Nascimento, Tiago Barros, Samuel Xavier-de-Sousa*

Routability-Driven Detailed Placement Using Reinforcement Learning...355

*Sheiny Fabre Almeida, José Luís Güntzel, Laleh Behjat, Cristina Meinhardt*

Analog Compute in Memory and Breaking Digital Number Representations...357

*Nathan Laubeuf*

A CMOS 4-bit Digitally Programmable Phase Shifter for the K-band...359

*Uxua Esteban Eraso, Carlos Sánchez-Azqueta, Concepción Aldea and Santiago Celma*

Automated Framework for Fast Synthesis of Approximate Hardware Accelerators...361

*Muhammad Awais, Marco Platzner*

Exploring Approximate Computing Approaches to Design Power-efficient Multipliers...363

*Vinicius Zanandrea, Cristina Meinhardt*

## **Artificial Intelligence and Machine Learning - 1**

**Session chair: Prof. George Theodoridis, University of Patras**

P<sup>2</sup>M-DeTrack: Processing-in-Pixel-in-Memory for Real-Time and Energy-Efficient Multi-Object Detection and Tracking...365

*Gourav Datta, Souvik Kundu, Zihan Yin, Joe Mathai, Zeyu Liu, Zixu Wang, Mulin Tian, Shunlin Lu, Ravi T. Lakkireddy, Andrew Schmidt, Wael Abd-Elmageed, Ajey P. Jacob, Akhilesh R. Jaiswal, Peter A. Beerel*

Towards Energy Efficient DNN accelerator via Sparsified Gradual Knowledge Distillation...371

*Foroozan Karimzadeh, Arijit Raychowdhury*

Energy-Efficient SNN Implementation Using RRAM-Based Computation In-Memory (CIM)...377

*Asmae El Arrassi, Anteneh Gebregiorgis, Anass El Haddadi, Said Hamdioui*

High Level Synthesis Acceleration of Change Detection in Multi-Temporal High Resolution Sentinel-2 Satellite Images...383

*Konstantina Koliogeorgi, Dimitris Mylonakis, Sotirios Xydis, Dimitrios Soudris*

## **Hardware for security**

**Session chair: Dr. Apostolos Fournaris, ISI**



PA-PUF: A Novel Priority Arbiter PUF...389

*Simranjeet Singh, Srinivasu Bodapati, Sachin Patkar, Rainer Leupers, Anupam Chattopadhyay, Farhad Merchant*

Design of a Tightly-Coupled RISC-V Physical Memory Protection Unit for Online Error Detection...395

*Nicolas Gerlin, Endri Kaja, Monideep Bora, Keerthikumara Devarajegowda, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker*

Towards Generic Power/EM Side-Channel Attacks: Memory Leakage on General-Purpose Computers...401

*Can Aknesil, Elena Dubrova*

Logic Locking of Finite-State Machines Using Transition Obfuscation...407

*Shahzad Muzaffar, Ibrahim (Abe) M. Elfadel*

## **Artificial Intelligence and Machine Learning - 2**

**Session chair: Prof. Lech Józwiak, Eindhoven University of Technology**

ZaLoBI: Zero avoiding Load Balanced Inference accelerator...413

*Imlijungla Longchar, Palash Das and Hemangee K. Kapoor*

Toward Large Scale All-Optical Spiking Neural Networks...419

*Milad Eslamina, Sébastien Le Beux*

FPGA-SoC Deployment of Complex Deep Neural Network for Magnitude and Phase Computations in Denoising of Speech Signal...425

*Georgios Flamis, Stavros Kalapothas, Paris Kitsos*

Confidential Inference in Decision Trees: FPGA Design and Implementation...430

*Rupesh Karn, Ibrahim (Abe) M. Elfadel*

## **Special Session on Key enabling technologies for the physical-layer of 6G communications**

**Organizer: Dr. Evangelos Vlachos, Industrial Systems Institute**

Secrecy spectral efficiency optimization in RIS-enabled MIMO Communication Systems...436

*Konstantinos D. Katsanos, George C. Alexadropoulos*

Accurate real-time UAV flight-mode classification...442

*Nikolaos Georgiou, Panayiotis Kolios*

Quantum Computing-Assisted Channel Estimation for Massive MIMO mmWave Systems...448

*Evangelos Vlachos, Kostas Blekos*