# **2022 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems** (CASES 2022)

Shanghai, China 7-14 October 2022



IEEE Catalog Number: CFP22CCS-POD **ISBN:** 

978-1-6654-7297-5

## Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

*Copyright and Reprint Permissions*: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

#### \*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP22CCS-POD
ISBN (Print-On-Demand):	978-1-6654-7297-5
ISBN (Online):	978-1-6654-7296-8
ISSN:	2381-1560

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



## 2022 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) **CASES 2022**

### **Table of Contents**

Welcome Message from the CASES 2022 Program Chairs	ix	C
CASES 2022 Program Committee	х	C

### **CASES Work-in-Progress**

<ul> <li>Work-in-Progress: Reliability Evaluation of Power SCADA System with Three-Layer IDS</li></ul>
<ul> <li>Work-in-Progress: MLGOPerf: An ML Guided Inliner to Optimize Performance</li></ul>
<ul> <li>Work in Progress: ACAC: An Adaptive Congestion-Aware Approximate Communication Mechanism for Network-on-Chip Systems</li></ul>
<ul> <li>Work-in-Progress: ExpCache: Online-Learning Based Cache Replacement Policy for</li> <li>Non-Volatile Memory</li></ul>

<ul> <li>Work-in-Progress: On Evaluation of On-Chip Thermal Covert Channel Attacks</li></ul>
<ul> <li>Work-in-Progress: High-Precision Short-Term Lifetime Prediction in TLC 3D NAND Flash</li> <li>Memory as Hot-Data Storage</li></ul>
<ul> <li>Work-in-Progress: Prediction-Based Fine-Grained LDPC Reading to Enhance High-Density Flash</li> <li>Read Performance</li></ul>
<ul> <li>Work-in-Progress: Object Detection Acceleration Method by Improving Execution Efficiency</li> <li>of AI Device</li></ul>
<ul> <li>Work-in-Progress: Toward a Robust, Reconfigurable Hardware Accelerator for Tree-Based</li> <li>Genetic Programming</li></ul>
<ul> <li>Work-in-Progress: Towards a Smaller than Grain Stream Cipher: Optimized FPGA</li> <li>Implementations of Fruit-80</li></ul>
Work-in-Progress: CAMiSE: Content Addressable Memory-Integrated Searchable Encryption 21 Arnab Bag (Indian Institute of Technology Kharagpur, India), Sikhar Patranabis (ETH Zurich, Switzerland), and Debdeep Mukhopadhyay (Indian Institute of Technology Kharagpur, India)
Work-in-Progress: Smart Data Reduction in SLAM Methods for Embedded Systems

Work-in-Progress: An Open-Source Platform for Design and Programming of Partially Reconfigurable Heterogeneous SoCs
Biruk Seyoum (Columbia University, USA), Davide Giri (Columbia University, USA), Kuan-Lin Chiu (Columbia University, USA), and Luca Carloni (Columbia University, USA)
<ul> <li>Work-in-Progress: Ultra-Fast yet Accurate Performance Prediction for Deep Neural Network</li> <li>Accelerators</li></ul>
<ul> <li>Work-in-Progress: Cooperative MLP-Mixer Networks Inference On Heterogeneous Edge Devices</li> <li>Through Partition and Fusion</li></ul>
<ul> <li>Work-in-Progress: RISC-V Based Low-Cost Embedded Trace Processing System</li></ul>
Work-in-Progress: Efficient Low-Latency Near-Memory Addition
<ul> <li>Work-in-Progress: SuperNAS: Fast Multi-objective SuperNet Architecture Search for Semantic</li> <li>Segmentation</li></ul>
<ul> <li>Work-in-Progress: A Processing-in-Pixel Accelerator Based on Multi-level HfOx ReRAM</li></ul>
<ul> <li>Work in Progress: Emulation of Biological Tissues on an FPGA</li></ul>
Work-in-Progress: DRAM-MaUT: DRAM Address Mapping Unveiling Tool for ARM Devices 41 Anandpreet Kaur (IIIT Allahabad, India), Pravin Srivastav (IIIT Allahabad, India), and Bibhas Ghoshal (IIIT Allahabad, India)
<ul> <li>Work-in-Progress: NoRF: A Case Against Register File Operands in Tightly-Coupled</li> <li>Accelerators</li></ul>

Author Index		
--------------	--	--