

2022 44th Annual EOS/ESD Symposium (EOS/ESD 2022)

**Reno, Nevada, USA
18-23 September 2022**



**IEEE Catalog Number: CFP22413-POD
ISBN: 978-1-6654-9636-0**

**Copyright © 2022, EOS/ESD Association, Inc.
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22413-POD
ISBN (Print-On-Demand):	978-1-6654-9636-0
ISBN (Online):	978-1-58537-340-6
ISSN:	0739-5159

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1A: EMC

1A.1 Case Study: Design of a Ballasted Clamp-Array as On-Chip IEC-61000-4-2 Protection for Data Redriver IC.....1

Gijs de Raad, Jimmy Yu, Joyce Wu, Chandra Prakash Tiwari, Vanishree Venkatesh, NXP Semiconductors

1A.2 Determining the Peak Voltage During TVS Switching at the I/O of an IC Using Component Measurement Data.....11

Steffen Holland, Simon Rauchel, Guido Notermans, Nexperia Germany GmbH; Yang Xu, Li Shen, Daryl Beetner, Missouri University of Science and Technology; David Pommerenke, Graz/Sal EMC laboratory

1A.3 System Level ESD Testing with Capacitively Coupled Stress Pulses.....20

Ellen Jirutková, Heinrich Wolf, Johannes Weber, Fraunhofer EMFT

2A & 2B: Advanced Technologies and Device Testing

2A.1 Limitation of CDM Testing for Small Devices.....27

Lena Zeithoefler, Friedrich zur Nieden, Kai Esmark, Reinhold Gaertner, Infineon Technologies AG

2A.2 Electrostatics of the Resistor-Blocked CDM Probe Pulse.....36

Peyman Ensaf, Intel Corp.; Timothy J. Maloney, Center for Analytic Insights

2A.3 A Comparison between Low Impedance Contact CDM and Field Induced CDM: Measurement and Simulation.....44

Junsik Park, Heesu Kim, Dong-gwan Yoon, Bong-gyu Kang, Youngsoo Jang, Namsu Kim, Kyungsuk Kim, Youngmin Ku, Samsung Electronics Co.

2B.1 Hidden Threats During Automated Latch-up Testing.....50

S. Ward, M. Johnson, Texas Instruments; M. Stockinger, S. Verwoerd, NXP Semiconductors; T. Meuse, Thermo Fisher Scientific; G. O'Sullivan, Micron Technology; R. Ashton, Minotaur Labs; J. Dye

2B.2 CMOS Latch-up Improvement: Embedded Active Collector in FinFET Technology.....58

Chien-Yao Huang, Wun-Jie Lin, Yu-Ti Su, Jam-Wem Lee, Kuo-Ji Chen, Ming-Hsiang Song, TSMC

2B.3 The HBM Tester Parasitics Problem.....64

Theo Smedes, Marcin Grad, Sheela Verwoerd, Jian Gao, NXP Semiconductors; Greg O'Sullivan, James Davis, Micron Technology, Inc.

2B.4 Total Tester/PKG/Chip Circuit-Modeling Methodology for Predicting Highly Precise CDM Breakdown Voltage (RCJ Invited Paper).....74

Naoki Sakaguchi, Hiroshi Koike, Masayoshi Izukawa, Takahito Hamada, Sony LSI Design Incorporated

2C: Advanced Technologies and Device Testing

2C.1 Is ESD Protection Design Planning for Large SoC Verified During SoC Floorplan Design Stage?.....84

Nitesh J Trivedi, Brett Carn, Aditya Poal

2C.2 Tracing & Debugging of ESD Failures in a Module Assembly Line.....89

Yossi Shoshany, Harshit Dhakad, Wolfgang Stadler, Muhammad Azamuddin Aminuddin, Ethan How Chen Wong, Norhafizah Mohd Rasdi, Wooi Teong Tan, Ginger Jiang, Sharon Huang, Shahar Wolf, Ina Shternberg, Daniel Racah, Sui Minh Khaw, Khai Chee Hong, Yen Nee Lim, Intel

3A & 3B: Automotive

3A.1 Latchup Co-design Automation for HV Power Analog IC.....99

Mohammed Fakhruddin, Vladislav Vashchenko, Analog Devices

3A.2 HV Active Core Clamps with Over Voltage Protection.....104

Vladislav Vashchenko, Analog Devices Corp

3A.3 ESD Protection Based on Stacked SCRs With Adjustable Triggering Voltage for CMOS High-Voltage Application.....109

Johan Bourgeat, Yohann Solaro, Nicolas Guitard, STMicroelectronics SA

3A.4 Short Term Overstress Degradation of ESD Avalanche Diodes Breakdown Characteristics.....115

Hossein Sarbishaei, Vladislav Vashchenko, Analog Devices Corp; Andrei Shibkov, Angstrom Design Automation

3B.1 Effect of Floating N-Epi Ring P-Substrate Isolation on HV Latchup.....121

Vladislav Vashchenko, David Marreiro, Analog Devices Corp

3B.2 A Robust Scalable ESD Protection Device integrating Drain side Floating P+ Diffusion with Tunable ESD Design Window and Effective Latch-up Immunity for High-Voltage Power Clamp Applications.....126

Prantik Mahajan, Satya Suresh, Xiao Mei Elaine Low, Kyong Jin Hwang, Robert Gauthier, GlobalFoundries

3B.3 Circuit Level Implementation of ESD Self Protected LDMOS Open Drain Output.....134

Dimitrios Kontos, Illy King, Wensong Chen, Vladislav Vashchenko, Analog Devices Corp

3B.4 On-Chip ESD Current Sensor for System-level ESD Detection in High Voltage BiCD Technology.....141

Kazuki Shimada, Mototsugu Okushima, Renesas Electronics Corporation

4A: Communication

4A.1 Analysis of Input Receiver Transistors Behavior During a CDM Event.....148

Chloé Troussier, STMicroelectronics SA, University Grenoble Alpes, CNRS; Johan Bourgeat, Blaise Jacquier, STMicroelectronics SA; Emmanuel Simeu, Jean-Daniel Arnould, University Grenoble Alpes, CNRS

4A.2 Low-Capacitance, High-CDM ESD Protection Design with FEOL and BEOL Co-Optimization in 4nm Bulk FinFET Technology.....158

Yi-Feng Chang, Han-Jen Yang, Tzu-Heng Chang, Jam-Wem Lee, Kuo-Ji Chen, Taiwan Semiconductor Manufacturing Company

4A.3 Advanced CDM Simulation Methodology for High-Speed Interface Design.....163

Umair Ishfaq, Krzysztof Domanski, Susanne Heber, Harald Gossner, Intel Deutschland GmbH

M1: Manufacturing

M1.1 Detection of Electrostatic Discharge with Limited Measurement Bandwidth.....169

Toni Viheriäköski, Cascade Metrology Oy; Pasi Tamminen, Danfoss

M1.3 Characterization of Electrically Conductive 3D Printing Materials and Parameters for use in ESD Control Programs.....179

Matt Jane, Tesla, Inc.

M1.4 Electrostatic Damage in Semiconductor Manufacturing Through the Inappropriate Use of Grounding.....189

Larry B Levit, LBL Scientific; Gavin C Rider, Microtome; Iad Mirshad, Simco-Ion

M1.5 FPD Photomask ESD Sensitivity Testing Experiments for Various Design Concepts.....197

Joshua Yoo, Ethan Choi, Elly Koo; Core Insight, Inc., Kabyoung Kim, Haerok Son and Heun Park; LG Innotek Co., Ltd.

Invited Paper

IP.1 Think Nontraditionally for Future ESD Protection.....205

Zijin Pan, Weiquan Hao, Xunyu Li, Runyu Miao, Albert Wang, University of California – Riverside; Cheng Li, Intel

Workshops

Workshops Chair – Mirko Scholz, Infineon Technology AG

Workshop Session A

Automotive: New AEC Q100/Q101 Specification.....213

Bernhard Stein, Infineon Technology AG

Communication: Reduced CDM Targets for Ultra-High-Speed Interfaces.....214

Krzysztof Domanski, Intel Deutschland GmbH

Manufacturing: EPA Setup, Material Selection, and Control Items.....215

John Kinnear, IBM; Charles McClain, Micron Technology

Workshop Session B

Advanced Technologies and Device Testing: CDM Testing for Bare Die – How are Companies Collecting Data?.....216

Kathleen Muhonen, Qorvo; Alan Richter, Analog Devices, Inc.

EMC: System-Level Tests of ICs - Do we have too many tests?.....217

Pasi Tamminen, Danfoss

Manufacturing: Common ESD Myths and Misconceptions.....218

Ginger Hansel, Dangelmayer Associates LLC, Matt Jane, Tesla