

2022 Forum on Specification & Design Languages (FDL 2022)

**Linz, Austria
14 – 16 September 2022**



**IEEE Catalog Number: CFP2226E-POD
ISBN: 978-1-6654-7333-0**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2226E-POD
ISBN (Print-On-Demand):	978-1-6654-7333-0
ISBN (Online):	978-1-6654-7332-3
ISSN:	1636-9874

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



14-16 September 2022, Linz, Austria.

Table of Contents

Session 1: Language and Simulations

- 1.1 Automated Suggestions Framework for Processing Hardware Specifications Written in English...1
Rahul Krishnamurthy and Michael Hsiao
- 1.2 CorePerfDSL: A Flexible Processor Description Language for Software Performance Simulation...9
Conrad Foik, Daniel Mueller-Gritschneider, Ulf Schlichtmann
- 1.3 A Framework for Modeling and Concurrently Simulating Mechanical and Electrical Faults in Verilog-AMS...17
Francesco Tosoni, Nicola Dall'Orta, Enrico Fraccaroli, Franco Fummi

Session 2: Testing and Formal Methods

- 2.1 Formal Verification of SUBLEQ Microcode Implementing the RV32I ISA...25
Lucas Klemmer, Sonja Gurtner, Daniel Große
- 2.2 Unified HW/SW Coverage: A Novel Metric to Boost Coverage-guided Fuzzing for Virtual Prototype based HW/SW Co-Verification...33
Niklas Bruns, Vladimir Herdt, Rolf Drechsler
- 2.3 3D Visualization of Symbolic Execution Traces...41
Jan Zielasko, Sören Tempel, Vladimir Herdt, Rolf Drechsler

Session 3: Modeling and Design

- 3.1 A multi-view and programming language agnostic framework for model-driven-engineering...49
Rodolfo Jordão, Fahimeh Bahrami, Rui Chen, Ingo Sander
- 3.2 Formal Modelling of Burst-Mode Specifications in a Distributed Environment...57
Alex Chan, Danil Sokolov, Victor Khomenko, Alex Yakovlev
- 3.3 From IEC 61131-3 Function Block Diagrams to Sequentially Constructive Statecharts...64
Marcel Christian Werner and Klaus Schneider



14-16 September 2022, Linz, Austria.

Session 4: Virtual Platforms and Virtual Prototypes

- 4.1 Virtual Prototyping in SystemC AMS for Validation of Tight Sensor/Firmware Interaction in Smart Sensors...72
Alexandra Küster, Rainer Dorsch, Christian Haubelt, Karsten Einwich
- 4.2 A Comparison of Virtual Platform Simulation Solutions for Timing Prediction of Small RISC-V Based SoCs...80
Felix Bösel, Jörg Walter, Behnam Razi Perjikolaei
- 4.3 Virtual Prototype based Analysis of Neural Network Cache Behavior for Tiny Edge Device...88
Alexander Fratzer, Vladimir Herdt, Christoph Lüth, Rolf Drechsler

Session 5: Safety and Security in CPS

- 5.1 SafeX: Open Source Hardware and Software Components for Safety-Critical Systems...94
Sergi Alcaide, Guillem Cabo, Francisco Bas, Pedro Benedicte, Francisco Fuentes, Feng Chang, Ilham Lasfar, Ramon Canal, Jaume Abella