2022 15th IEEE/ACM International Workshop on Network on Chip **Architectures (NoCArc 2022)**

Chicago, Illinois, USA **2 October 2022**



IEEE Catalog Number: CFP2221I-POD ISBN:

978-1-6654-5590-9

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP2221I-POD

 ISBN (Print-On-Demand):
 978-1-6654-5590-9

 ISBN (Online):
 978-1-6654-5589-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

Cristinel Ababei, Diana Göhringer, Poona Bahrebar, John Jose Marquette University, USA, TU Dresden, Germany, University of California, Irvine, USA / Ghent University, Belgium, Indian Institute of Technology Guwahati, India	iii
Organizing Committee	v
Technical Program Committee	vi
Steering Committee	vii
Keynote talk 1: Ultra-Low Power and Flexible Asynchronous Interconnect Technology for Large-Scale Neuromorphic Computing Davide Bertozzi University of Ferrara, Italy	1
Keynote talk 2: Machine Learning for Hardware Security – from Application to Transformative Impact Inna Partin-Vaisband University of Illinois Chicago, USA	2
WiBS: A Modular and Scalable Wireless Infrastructure in A Cycle-Accurate NoC Simulator Manjari Saha, Abhijit Das and John Jose Indian Institute of Technology Guwahati, Assam, India, Government College of Engineering and Textile Technology, Serampore, West Bengal, India, Univ Rennes, Inria, Lannion, France	3
Scalable Run-time Task Mapping on BNoC Topology Focusing on Energy-efficiency Avik Bose and Prasun Ghosal Indian Institute of Engineering Science and Technology, Shibpur, India	9
Runtime Detection of Time-Delay Security Attack in System-on-Chip Manju Rajan, Mayank Choksey and John Jose Dept. of Computer Science & Engineering, Indian Institute of Technology Guwahati, Assam, India	15
Constellation: An Open-Source SoC-Capable NoC Generator Jerry Zhao, Animesh Agrawal, Borivoje Nikolic, and Krste Asanovic U.C. Berkeley	21
Q-Learning Based Bi-Objective Deadlock-Free Routing Optimization for Optical NoCs Ke Wu, Yaoyao Ye Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China	28
A Reconfigurable Deep Neural Network on Chip Design with Flexible Convolutional Operations Kun-Chih (Jimmy) Chen and Yi-Sheng Liao Department of Computer Science and Engineering, National Sun Yat-sen University, Taiwan	34

Panel: The Future of NoCs: Challenges and Opportunities	
Kun-Chih (Jimmy) Chen, National Sun Yat-Sen University, Taiwan	
Paul Gratz, Texas A&M University, USA	39
John Kim, KAIST, South Korea	33
Vijaykrishnan Narayanan, Penn State University, USA	
Umit Ogras, University of Wisconsin Madison, USA	
Author Index	40