# 2022 IEEE 33rd International **Conference on Application-specific** Systems, Architectures and **Processors (ASAP 2022)**

Gothenburg, Sweden 12 - 14 July 2022



**IEEE Catalog Number: CFP22063-POD ISBN**:

978-1-6654-8309-4

## Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22063-POD

 ISBN (Print-On-Demand):
 978-1-6654-8309-4

 ISBN (Online):
 978-1-6654-8308-7

ISSN: 2160-0511

#### **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-040

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



### 2022 IEEE 33rd International Conference on Applicationspecific Systems, Architectures and Processors (ASAP)

#### **ASAP 2022**

#### **Table of Contents**

| Preface  | ix         |
|--|------------|
| Organizing Committee   | x          |
| Program Committee  | <b>x</b> i |
| Steering Committee   |            |
| Reviewers  | xiii       |
| Keynotes   | xiv        |
| Special Session on European Acceleration Technologies  | xvi        |
|  |            |
| Tools  |            |
| HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming  | 1          |
| LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph N<br>Nan Wu (University of California, Santa Barbara, USA), Jiwon Lee<br>(Georgia Institute of Technology, USA), Yuan Xie (University of<br>California, Santa Barbara, USA), and Cong Hao (Georgia Institute of<br>Technology, USA) | /lodels11  |

| LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks  Igor D. S. Miranda (Federal University of Recôncavo da Bahia), Aman  Arora (The University of Texas at Austin), Zachary Susskind (The  University of Texas at Austin), Luis A. Q. Villon (Federal University  of Rio de Janeiro), Rafael F. Katopodis (Federal University of Rio de  Janeiro), Diego L. C. Dutra (Federal University of Rio de Janeiro),  Leandro S. Araújo (Federal University Fluminense), Priscila M. V. Lima  (Federal University of Rio de Janeiro), Felipe M. G. França (Federal  University of Rio de Janeiro), Lizy K. John (The University of Texas  at Austin), and Mauricio Breternitz (ISCTE Instituto Universitário de  Lisboa) |
|---|
| Optimizing Behavioral Near On-Chip Memory Computing Systems 2  Qilin Si (The University of Texas at Dallas, USA) and Benjamin Carrion  Schaefer (The University of Texas at Dallas, USA)  |
| Efficient Parallel Processing   |
| Efficient Synchronization for NR-REDCAP Implemented on a Vector DSP   |
| A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design  |
| Acceleration of Video Stabilization using Embedded GPU  |
| Aggressive Performance Improvement on Processing-in-Memory Devices by Adopting  |
| Hugepages   |
| Machine Learning  |
| Fast Heterogeneous Task Mapping for Reducing Edge DNN Latency   |

| Low-Precision Logarithmic Arithmetic for Neural Network Accelerators   |
|--|
| Answer Fast: Accelerating BERT on the Tensor Streaming Processor   |
| Deep Learning-Based Embedded Intrusion Detection System for Automotive CAN   |
| FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks   |
| Christodoulos Peltekis (Democritus University of Thrace, Greece), Dionysios Filippas (Democritus University of Thrace, Greece), Chrysostomos Nicopoulos (University of Cyprus, Cyprus), and Giorgos Dimitrakopoulos (Democritus University of Thrace, Greece)  |
| Reconfigurable Systems   |
| Full-BNN: A Low Storage and Power Consumption Time-Domain Architecture Based on FPGA 9<br>Longlong Zhang (National University of Defense Technology, China),<br>Xuebin Tang (National University of Defense Technology, China), Xiang<br>Hu (National University of Defense Technology, China), Yuanxi Peng<br>(National University of Defense Technology, China), and Tong Zhou<br>(National University of Defense Technology, China) |
| FAQ: A Flexible Accelerator for Q-Learning with Configurable Environment   |
| IMEC: A Memory-Efficient Convolution Algorithm For Quantised Neural Network Accelerators 11  Eashan Wadhwa (Trinity College Dublin, Ireland), Shashwat Khandelwal  (Trinity College Dublin, Ireland), and Shanker Shreejith (Trinity  College Dublin, Ireland)   |
| Design Space Exploration for Memory-Oriented Approximate Computing Techniques  |
| Accelerating Path Planning for Autonomous Driving with Hardware-Assisted Memorization 12 Mulong Luo (Cornell University, USA) and G. Edward Suh (Cornell University, USA)  |

#### **Application Specific Processing and Security**

| Mask-Net: A Hardware-Efficient Object Detection Network with Masked Region Proposals 131<br>Hanqiu Chen (Georgia Institute of Technology, USA) and Cong Hao<br>(Georgia Institute of Technology, USA)   |
|---|
| High-Performance AKAZE Implementation Including Parametrizable and Generic HLS Modules . 139 Matthias Nickel (TU Dresden, Germany), Lester Kalms (TU Dresden, Germany), Tim Haering (TU Dresden, Germany), and Diana Goehringer (TU Dresden, Germany) |
| Efficient FPGA-Based ECDSA Verification Engine for Permissioned Blockchains   |
| Secure Communication Protocol for Network-on-Chip with Authenticated Encryption and Recovery Mechanism  |
| OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors 161 Kari Hepola (Tampere University, Finland), Joonas Multanen (Tampere University, Finland), and Pekka Jääskeläinen (Tampere University, Finland)         |
| Author Index 167  |