

2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP 2022)

**Gothenburg, Sweden
12 – 14 July 2022**



**IEEE Catalog Number: CFP22063-POD
ISBN: 978-1-6654-8309-4**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22063-POD
ISBN (Print-On-Demand):	978-1-6654-8309-4
ISBN (Online):	978-1-6654-8308-7
ISSN:	2160-0511

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 IEEE 33rd International Conference on Application- specific Systems, Architectures and Processors (ASAP) **ASAP 2022**

Table of Contents

Preface	ix
Organizing Committee	x
Program Committee	xi
Steering Committee	xii
Reviewers	xiii
Keynotes	xiv
Special Session on European Acceleration Technologies	xvii

Tools

<p>HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming 1</p> <p><i>Adel Ejeh (University of Illinois at Urbana-Champaign, USA), Leon Medvinsky (University of Illinois at Urbana-Champaign, USA), Aaron Councilman (University of Illinois at Urbana-Champaign, USA), Hemang Nehra (University of Illinois at Urbana-Champaign, USA), Suraj Sharma (University of Illinois at Urbana-Champaign, USA), Vikram Adve (University of Illinois at Urbana-Champaign, USA), Luigi Nardi (Lund University, Sweden; Stanford University, USA), Eriko Nurvitadhi (Intel Corporation, USA), and Rob A. Rutenbar (University of Pittsburgh, USA)</i></p> <p>LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models 11</p> <p><i>Nan Wu (University of California, Santa Barbara, USA), Jiwon Lee (Georgia Institute of Technology, USA), Yuan Xie (University of California, Santa Barbara, USA), and Cong Hao (Georgia Institute of Technology, USA)</i></p>	<p>1</p> <p>11</p>
--	--------------------

LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks	19
<i>Igor D. S. Miranda (Federal University of Recôncavo da Bahia), Aman Arora (The University of Texas at Austin), Zachary Susskind (The University of Texas at Austin), Luis A. Q. Villon (Federal University of Rio de Janeiro), Rafael F. Katopodis (Federal University of Rio de Janeiro), Diego L. C. Dutra (Federal University of Rio de Janeiro), Leandro S. Araújo (Federal University Fluminense), Priscila M. V. Lima (Federal University of Rio de Janeiro), Felipe M. G. França (Federal University of Rio de Janeiro), Lizy K. John (The University of Texas at Austin), and Mauricio Breternitz (ISCTE Instituto Universitário de Lisboa)</i>	
Optimizing Behavioral Near On-Chip Memory Computing Systems	27
<i>Qilin Si (The University of Texas at Dallas, USA) and Benjamin Carrion Schaefer (The University of Texas at Dallas, USA)</i>	

Efficient Parallel Processing

Efficient Synchronization for NR-REDCAP Implemented on a Vector DSP	34
<i>Sheikh Faizan Qureshi (Vodafone Chair of Mobile Communications, TU Dresden, Germany), Stefan A. Damjanecovic (Vodafone Chair of Mobile Communications, TU Dresden, Germany), Emil Matus (Vodafone Chair of Mobile Communications, Germany), Dmitry Utyansky (Synopsys Inc., Russia), Pieter van der Wolf (Synopsys Inc., The Netherlands), and Gerhard P. Fettweis (Vodafone Chair of Mobile Communications, Germany)</i>	
A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design	43
<i>Matteo Perotti (ETH Zurich, Switzerland), Matheus Cavalcante (ETH Zurich, Switzerland), Nils Wistoff (ETH Zurich, Switzerland), Renzo Andri (Huawei Zurich Research Center, Switzerland), Lukas Cavigelli (Huawei Zurich Research Center, Switzerland), and Luca Benini (ETH Zurich and University of Bologna, Switzerland)</i>	
Acceleration of Video Stabilization using Embedded GPU	52
<i>Yuzuki Mimura (University of Tsukuba, Japan), Chang Qiong (Tokyo Institute of Technology, Japan), and Tsutomu Maruyama (University of Tsukuba, Japan)</i>	
Aggressive Performance Improvement on Processing-in-Memory Devices by Adopting Hugepages	60
<i>Paulo Cesar Santos (Federal University of Rio Grande do Sul, Brazil), Bruno E. Forlin (Federal University of Rio Grande do Sul, Brazil), Marco A. Z. Alves (Federal University of Parana, Brazil), and Luigi Carro (Federal University of Rio Grande do Sul, Brazil)</i>	

Machine Learning

Fast Heterogeneous Task Mapping for Reducing Edge DNN Latency	64
<i>M. L. Kornelsen (McGill University, Canada), S. H. Mozafari (McGill University, Canada), J. J. Clark (McGill University, Canada), B. H. Meyer (McGill University, Canada), and W. J. Gross (McGill University, Canada)</i>	

Low-Precision Logarithmic Arithmetic for Neural Network Accelerators	72
<i>Maxime Christ (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France), Florent de Dinechin (Univ. Lyon, INSA Lyon, Inria, CITI, France), and Frédéric Pétrot (Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France)</i>	
Answer Fast: Accelerating BERT on the Tensor Streaming Processor	80
<i>Ibrahim Ahmed (Groq Inc), Sahil Parmar (Groq Inc), Matthew Boyd (Groq Inc), Michael Beidler (Groq Inc), Kris Kang (Groq Inc), Bill Liu (Groq Inc), Kyle Roach (Groq Inc), John Kim (Groq Inc), and Dennis Abts (Groq Inc)</i>	
Deep Learning-Based Embedded Intrusion Detection System for Automotive CAN	88
<i>Shashwat Khandelwal (Trinity College Dublin, Ireland), Eashan Wadhwa (Trinity College Dublin, Ireland), and Shanker Shreejith (Trinity College Dublin, Ireland)</i>	
FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks	93
<i>Christodoulos Peltekis (Democritus University of Thrace, Greece), Dionysios Filippas (Democritus University of Thrace, Greece), Chrysostomos Nicopoulos (University of Cyprus, Cyprus), and Giorgos Dimitrakopoulos (Democritus University of Thrace, Greece)</i>	

Reconfigurable Systems

Full-BNN: A Low Storage and Power Consumption Time-Domain Architecture Based on FPGA	98
<i>Longlong Zhang (National University of Defense Technology, China), Xuebin Tang (National University of Defense Technology, China), Xiang Hu (National University of Defense Technology, China), Yuanxi Peng (National University of Defense Technology, China), and Tong Zhou (National University of Defense Technology, China)</i>	
FAQ: A Flexible Accelerator for Q-Learning with Configurable Environment	106
<i>Marc Rothmann (Osnabrueck University, Germany) and Mario Pormann (Osnabrueck University, Germany)</i>	
IMEC: A Memory-Efficient Convolution Algorithm For Quantised Neural Network Accelerators ..	115
<i>Eashan Wadhwa (Trinity College Dublin, Ireland), Shashwat Khandelwal (Trinity College Dublin, Ireland), and Shanker Shreejith (Trinity College Dublin, Ireland)</i>	
Design Space Exploration for Memory-Oriented Approximate Computing Techniques	122
<i>Miomandre Hugo (Univ Rennes, INSA Rennes, IETR, France), Nezan Jean-François (Univ Rennes, INSA Rennes, IETR, France), and Ménard Daniel (Univ Rennes, INSA Rennes, IETR, France)</i>	
Accelerating Path Planning for Autonomous Driving with Hardware-Assisted Memorization	126
<i>Mulong Luo (Cornell University, USA) and G. Edward Suh (Cornell University, USA)</i>	

Application Specific Processing and Security

Mask-Net: A Hardware-Efficient Object Detection Network with Masked Region Proposals	131
<i>Hanqiu Chen (Georgia Institute of Technology, USA) and Cong Hao (Georgia Institute of Technology, USA)</i>	
High-Performance AKAZE Implementation Including Parametrizable and Generic HLS Modules .	139
<i>Matthias Nickel (TU Dresden, Germany), Lester Kalms (TU Dresden, Germany), Tim Haering (TU Dresden, Germany), and Diana Goehring (TU Dresden, Germany)</i>	
Efficient FPGA-Based ECDSA Verification Engine for Permissioned Blockchains	148
<i>Rashmi Agrawal (Boston University, USA), Ji Yang (AMD, USA), and Haris Javaid (AMD, Singapore)</i>	
Secure Communication Protocol for Network-on-Chip with Authenticated Encryption and Recovery Mechanism	156
<i>Julian Haase (Technische Universität Dresden, Germany), Sebastian Jaster (Technische Universität Dresden, Germany), Elke Franz (Technische Universität Dresden, Germany), and Diana Goehring (Technische Universität Dresden, Germany)</i>	
OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors.....	161
<i>Kari Hepola (Tampere University, Finland), Joonas Multanen (Tampere University, Finland), and Pekka Jääskeläinen (Tampere University, Finland)</i>	
Author Index	167