

2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2022)

**Paphos, Cyprus
4 – 6 July 2022**



**IEEE Catalog Number: CFP22179-POD
ISBN: 978-1-6654-6606-6**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22179-POD
ISBN (Print-On-Demand):	978-1-6654-6606-6
ISBN (Online):	978-1-6654-6605-9
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) **ISVLSI 2022**

Table of Contents

Message from the General Chairs	xvii
Message from the Technical Program Chairs	xix
Organizing Committee	xxi
Steering Committee	xxii
Technical Program Committee Track Chairs	xxiii
Technical Program Committee Members	xxiv
Keynotes	xxvii
Plenary Talks	xxx
Sponsors	xxxv

Session 1: Hardware Acceleration

HAJPAQUE: Hardware Accelerator for JSON Parsing, Querying and Schema Validation	1
<i>Samiksha Agarwal (IIT Delhi, India) and Smruti R. Sarangi (IIT Delhi, India)</i>	
Design and Evaluation of On-Chip DCT Accelerators Based on Novel Approximate Reverse Carry Propagate Adders	8
<i>Shalini Singh (International Institute of Information Technology Bangalore, India), Pavan Kumar Pothula (International Institute of Information Technology Bangalore, India), and Madhav Rao (International Institute of Information Technology Bangalore, India)</i>	
Spiker: an FPGA-Optimized Hardware Accelerator for Spiking Neural Networks	14
<i>Alessio Carpegna (Politecnico di Torino, Italy), Alessandro Savino (Politecnico di Torino, Italy), and Stefano Di Carlo (Politecnico di Torino, Italy)</i>	

Session 2: Reliability, Fault-Tolerance, and Fault Diagnosis

A Methodology for Identifying Critical Sequential Circuits With Graph Convolutional Networks	20
<i>Li Lu (IHP-Leibniz-Institut für innovative Mikroelektronik, Germany), Junchao Chen (IHP-Leibniz-Institut für innovative Mikroelektronik, Germany; University of Potsdam, Germany), Markus Ulbricht (IHP-Leibniz-Institut für innovative Mikroelektronik, Germany), and Milos Krstic (IHP-Leibniz-Institut für innovative Mikroelektronik, Germany; University of Potsdam, Germany)</i>	

Microarchitectural Reliability Evaluation of a Block Scheduling Controller in GPUs	26
<i>Josie E. Rodriguez Condia (Politecnico di Torino, Italy), Riccardo Faggiano (Politecnico di Torino, Italy), and Matteo Sonza Reorda (Politecnico di Torino, Italy)</i>	
High-Level Fault Diagnosis in RISC Processors with Implementation-Independent Functional Test	32
<i>Adeboye Stephen Oyeniran (Tallinn University of Technology, Estonia), Maksim Jenihhin (Tallinn University of Technology, Estonia), Jaan Raik (Tallinn University of Technology, Estonia), and Raimund Ubar (Tallinn University of Technology, Estonia)</i>	

Session 3: Simulation and Design Automation

An Exploration Platform for Microcoded RISC-V Cores Leveraging the One Instruction Set Computer Principle	38
<i>Lucas Klemmer (Johannes Kepler University Linz, Austria) and Daniel Große (Johannes Kepler University Linz, Austria)</i>	
Soft Tiles: Capturing Physical Implementation Flexibility for Tightly-Coupled Parallel Processing Clusters	44
<i>Gianna Paulin (ETH Zürich, Switzerland), Matheus Cavalcante (ETH Zürich, Switzerland), Paul Scheffler (ETH Zürich, Switzerland), Luca Bertaccini (ETH Zürich, Switzerland), Yichao Zhang (ETH Zürich, Switzerland), Frank Gurkaynak (ETH Zürich, Switzerland), and Luca Benini (ETH Zürich, Switzerland; University of Bologna, Italy)</i>	
MIDAS: Mutual Information Driven Approximate Synthesis	50
<i>Sina Boroumand (Imperial College London, UK), Christos-Savvas Bouganis (Imperial College London, UK), and George A. Constantinides (Imperial College London, UK)</i>	

Session 4: Emerging and Post-CMOS Technologies 1

Processing-In-Memory With Temporal Encoding	56
<i>Mohammad Nazmus Sakib (University of Virginia), Rahul Sreekumar (University of Virginia), Xinyuan Zhu (University of Virginia), Tommy Tracy II (University of Virginia), and Mircea R. Stan (University of Virginia)</i>	
Multi-Phase Clocking for Multi-Threaded Gate-Level-Pipelined Superconductive Logic	62
<i>Xi Li (University of Southern California, USA), Min Pan (Synopsys Inc., USA), Tong Liu (Synopsys Inc., USA), and Peter A. Beerel (University of Southern California, USA)</i>	
Variation-Aware Design Space Exploration of Mott Memristor-Based Neuristors	68
<i>Shamiul Alam (University of Tennessee Knoxville, USA), Md Mazharul Islam (University of Tennessee Knoxville, USA), Akhilesh Jaiswal (University of Southern California, USA), Nathaniel Cady (SUNY Polytechnic Institute, USA), Garrett Rose (University of Tennessee Knoxville, USA), and Ahmedullah Aziz (University of Tennessee Knoxville, USA)</i>	

A Study of STTRAM-Based Page Walker Caches for Energy-Efficient Address Translation	74
<i>Kyle Kuan (University of Arizona, USA) and Tosiron Adegbiya (University of Arizona, USA)</i>	

Session 5: Test and Verification

Deriving FSM-Based Tests Using a, b-Faults for Logic Circuits	80
<i>Andrey Laputenko (National Research Tomsk State University, Russia), Nina Yeotushenko (Ivannikov Institute for System Programming of the Russian Academy of Sciences, Russia), Valentina Andreeva (National Research Tomsk State University, Russia), and Anzhela Matrosova (National Research Tomsk State University, Russia)</i>	
Optimization of BDD-Based Approximation Error Metrics Calculations	86
<i>Vojtech Mrazek (Brno University of Technology, Czech Republic)</i>	
Polynomial Formal Verification of Approximate Functions	92
<i>Martha Schnieber (University of Bremen, Germany), Saman Froehlich (University of Bremen, Germany), and Rolf Drechsler (DFKI GmbH and University of Bremen, Germany)</i>	

Session 6: High Speed Computing - Accelerators and Asynchronous Circuits

ReLight: A Recurrent Neural Network Accelerator With Integrated Silicon Photonics	98
<i>Febin Sunny (Colorado State University, USA), Mahdi Nikdast (Colorado State University, USA), and Sudeep Pasricha (Colorado State University, USA)</i>	
Automated Mapping of Asynchronous Circuits on FPGA Under Timing Constraints	104
<i>Gang Mao (Newcastle University, UK), Alex Yakovlev (Newcastle University, UK), Fei Xia (Newcastle University, UK), Shengqi Yu (Newcastle University, UK), and Rishad Shafik (Newcastle University, UK)</i>	
An Efficient Accelerator of Deformable 3D Convolutional Network for Video Super-Resolution.....	110
<i>Siyu Zhang (Nanjing University, China), Wendong Mao (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)</i>	

Session 7: Emerging and Post-CMOS Technologies 2

Adaptable Multi-Level Voltage to Binary Converter Using Ferroelectric FETs	116
<i>Sanjay Das (North Dakota State University, USA), Arun Govindankutty (North Dakota State University, USA), Shan Deng (Rochester Institute of Technology, USA), Kai Ni (Rochester Institute of Technology, USA), and Sumitha George (North Dakota State University, USA)</i>	

Energy-Efficient High-Performance Photonic Backplane Network for Rack-Scale Computing Systems	122
<i>Jun Feng (Hong Kong University of Science and Technology, China), Shixi Chen (Hong Kong University of Science and Technology, China), Jiaxu Zhang (Hong Kong University of Science and Technology, China), Yuxiang Fu (Hong Kong University of Science and Technology, China), and Jiang Xu (Hong Kong University of Science and Technology (Guangzhou), China)</i>	
Pruning Coherent Integrated Photonic Neural Networks Using the Lottery Ticket Hypothesis	128
<i>Sanmitra Banerjee (Duke University, USA), Mahdi Nikdast (Colorado State University, USA), Sudeep Pasricha (Colorado State University, USA), and Krishnendu Chakrabarty (Duke University, USA)</i>	

Session 8: Hardware Security 1

LDTFI: Layout-Aware Timing Fault-Injection Attack Assessment Against Differential Fault Analysis	134
<i>Amit Mazumder Shuvo (University of Florida), Nitin Pundir (University of Florida), Jungmin Park (University of Florida), Farimah Farahmandi (University of Florida), and Mark Tehranipoor (University of Florida)</i>	
ISPLock: A Hybrid Internal State Locking Method Using Polymorphic Gates	140
<i>Nikhil Saxena (University of Cincinnati, USA) and Ranga Vemuri (University of Cincinnati, USA)</i>	
On Protecting IJTAG from Data Sniffing and Alteration Attacks	146
<i>Anjum Riaz (Indian Institute of Technology Jammu, India), Gaurav Kumar (Indian Institute of Technology Jammu, India), Jaynarayan Tudu (Indian Institute of Technology Tirupati, India), and Satyadev Ahlawat (Indian Institute of Technology Jammu, India)</i>	

Session 9: Future Computing and Learning Techniques

TNN7: A Custom Macro Suite for Implementing Highly Optimized Designs of Neuromorphic TNNs ..	152
<i>Harideep Nair (Carnegie Mellon University, USA), Prabhu Vellaisamy (Carnegie Mellon University, USA), Santha Bhasuthkar (Carnegie Mellon University, USA), and John Paul Shen (Carnegie Mellon University, USA)</i>	
Performance Evaluation of Video Analytics Workloads on Emerging Processing-In-Memory Architectures	158
<i>Nagadastagiri Challapalle (The Pennsylvania State University, USA) and Vijaykrishnan Narayanan (The Pennsylvania State University, USA)</i>	
Power Management for Chiplet-Based Multicore Systems Using Deep Reinforcement Learning	164
<i>Xiao Li (Hong Kong University of Science and Technology, China), Lin Chen (Hong Kong University of Science and Technology, China), Shixi Chen (Hong Kong University of Science and Technology, China), Fan Jiang (Hong Kong University of Science and Technology, China), Chengeng Li (Hong Kong University of Science and Technology, China), and Jiang Xu (Hong Kong University of Science and Technology (Guangzhou), China; HKUST Fok Ying Tung Research Institute, China)</i>	

Session 10: Hardware Security 2

zk-Sherlock: Exposing Hardware Trojans in Zero-Knowledge	170
<i>Dimitris Mouris (University of Delaware), Charles Gouert (University of Delaware), and Nektarios Georgios Tsoutsos (University of Delaware)</i>	
LOKI: A Hardware Trojan Affecting Multiple Components of an SoC	176
<i>Manju Rajan (Indian Institute of Technology Guwahati, India; Government Engineering College Idukki, India), Abhijit Das (Univ Rennes, Inria, France; Indian Institute of Technology Guwahati, India), and John Jose (Indian Institute of Technology Guwahati, India)</i>	
Enhancing Security of Memristor Computing System Through Secure Weight Mapping	182
<i>Minhui Zou (Technion - Israel Institute of Technology, Israel), Junlong Zhou (Nanjing University of Science and Technology, China), Xiaotong Cui (Chongqing University of Posts and Telecommunications, China), Wei Wang (Technion - Israel Institute of Technology, Israel), and Shahar Kvatinsky (Technion - Israel Institute of Technology, Israel)</i>	

Session 11: Delay- Aware and Energy-Aware Design

Delay-Aware Evolutionary Optimization of Digital Circuits	188
<i>Jitka Kocnová (Brno University of Technology, Czech Republic) and Zdenek Vasicek (Brno University of Technology, Czech Republic)</i>	
CmpctArch: A Generic Low Power Architecture for Compact Data Structures in Energy Harvesting Devices	194
<i>Priyanka Singla (Indian Institute of Technology Delhi, India) and Smruti R. Sarangi (Indian Institute of Technology Delhi, India)</i>	
LeapConv: An Energy-Efficient Streaming Convolution Engine With Reconfigurable Stride	200
<i>Dionysios Filippas (Democritus University of Thrace, Greece), Chrysostomos Nicopoulos (University of Cyprus, Cyprus), and Giorgos Dimitrakopoulos (Democritus University of Thrace, Greece)</i>	

Session 12: Circuits for Networking and Communication

High-Throughput VLSI Architecture for LDPC Decoder Based on Low-Latency Decoding Technique for Wireless Communication Systems	206
<i>Kumari Suravi (Indian Institute of Technology Mandi) and Rahul Shrestha (Indian Institute of Technology Mandi)</i>	
An RS-BCH Concatenated FEC Code for Beyond 400 Gb/s Networking	212
<i>Lei Yang (Nanjing University, China), Jing Tian (Nanjing University, China), Bo Wu (Nanjing University, China), Zhongfeng Wang (Nanjing University, China), and Hao Ren (Huawei Technologies Company, China)</i>	

A Random Linear Network Coding Platform MPSoC Designed in 22nm FDSOI	217
<i>Mattis Hasler (Barkhausen Institut, Germany), Sebastian Haas (Barkhausen Institut, Germany), Robert Wittig (TU Dresden, Germany), Stefan Scholze (TU Dresden, Germany), Andreas Dixius (TU Dresden, Germany), Sebastian Höppner (TU Dresden, Germany), Gerhard Fettweis (Barkhausen Institut, Germany; TU Dresden, Germany), and Christian Mayr (TU Dresden, Germany)</i>	

Special Session 1: Secure and Dependable Cyberphysical Systems I

Improving GPU Throughput Through Parallel Execution Using Tensor Cores and CUDA Cores	223
<i>Khoa Ho (University of North Texas), Hui Zhao (University of North Texas), Adwait Jog (William and Mary University), and Saraju Mohanty (University of North Texas)</i>	
CosMos: Building A Network Reliability Cost Modeling System for Customer SLA	229
<i>Manasa Leela Gummadavelly (University of Missouri-Kansas City, Kansas City, MO, USA), Haymanot Gebre-Amlak (Sprint, OSS Design & Deployment Tools, Overland Park, KS, USA), Henry Zhu (University of Missouri-Kansas City, Kansas City, MO, USA), Sejun Song (University of Missouri-Kansas City, Kansas City, MO, USA), and Baek-Young Choi (University of Missouri-Kansas City, Kansas City, MO, USA)</i>	
Adiabatic Logic-Based STT-MRAM Design for IoT	235
<i>Wu Yang (University of Tennessee, USA), Amit Degada (University of Tennessee, USA), and Himanshu Thapliyal (University of Tennessee, USA)</i>	

Special Session 2: Secure and Dependable Cyberphysical Systems II

Robust Perception Architecture Design for Automotive Cyber-Physical Systems	241
<i>Joydeep Dey (Colorado State University, USA) and Sudeep Pasricha (Colorado State University, USA)</i>	
Secure and Scalable Collaborative Edge Computing Using Decision Tree	247
<i>Deepak Puthal (Khalifa University, UAE), Ernesto Damiani (Khalifa University, UAE), and Saraju P. Mohanty (University of North Texas, USA)</i>	
Predicting GPU Performance and System Parameter Configuration Using Machine Learning	253
<i>Zhuren Liu (University of North Texas), Trevor Exley (University of North Texas), Austin Meek (University of North Texas), Rachel Yang (University of North Texas), Hui Zhao (University of North Texas), and Mark V. Albert (University of North Texas)</i>	

Special Session 3: In Memory Processing I

The Road to Widely Deploying Processing-in-Memory: Challenges and Opportunities	259
<i>Saugata Ghose (University of Illinois Urbana-Champaign)</i>	

Methodologies, Workloads, and Tools for Processing-In-Memory: Enabling the Adoption of Data-Centric Architectures	261
<i>Geraldo F. Oliveira (ETH Zurich, Switzerland), Juan Gómez-Luna (ETH Zurich, Switzerland), Saugata Ghose (University of Illinois Urbana-Champaign, USA), and Onur Mutlu (ETH Zurich, Switzerland)</i>	
PiDRAM: An FPGA-Based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques	267
<i>Ataberk Olgun (ETH Zurich, Switzerland), Juan Gómez Luna (ETH Zurich, Switzerland), Konstantinos Kanellopoulos (ETH Zurich, Switzerland), Behzad Salami (ETH Zurich, Switzerland), Hasan Hassan (ETH Zurich, Switzerland), Oguz Ergin (TOBB University of Economics and Technology, Türkiye), and Onur Mutlu (ETH Zurich, Switzerland)</i>	

Special Session 4: In Memory Processing II

Heterogeneous Data-Centric Architectures for Modern Data-Intensive Applications: Case Studies in Machine Learning and Databases	273
<i>Geraldo F. Oliveira (ETH Zurich, Switzerland), Amirali Boroumand (Google, USA), Saugata Ghose (University of Illinois Urbana-Champaign, USA), Juan Gomez-Luna (ETH Zurich, Switzerland), and Onur Mutlu (ETH Zurich, Switzerland)</i>	
Exploiting Near-Data Processing to Accelerate Time Series Analysis	279
<i>Ivan Fernandez (University of Malaga, Spain), Ricardo Quislan (University of Malaga, Spain), Christina Giannoula (National Technical University of Athens, Greece), Mohammed Alser (ETH Zurich, Switzerland), Juan Gómez-Luna (ETH Zurich, Switzerland), Eladio Gutiérrez (University of Malaga, Spain), Oscar Plata (University of Malaga, Spain), and Onur Mutlu (ETH Zurich, Switzerland)</i>	
GenStore: In-Storage Filtering of Genomic Data for High-Performance and Energy-Efficient Genome Analysis	283
<i>Nika Mansouri Ghiasi (ETH Zurich), Jisung Park (ETH Zurich), Harun Mustafa (ETH Zurich), Jeremie Kim (ETH Zurich), Ataberk Olgun (ETH Zurich), Arvid Gollwitzer (ETH Zurich), Damla Senol Cali (Bionano Genomics), Can Firtina (ETH Zurich), Haiyu Mao (ETH Zurich), Nour Almadhoun Alser (ETH Zurich), Rachata Ausavarungnirun (KMUTNB), Nandita Vijaykumar (University of Toronto), Mohammed Alser (ETH Zurich), and Onur Mutlu (ETH Zurich)</i>	
SparseP: Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures	288
<i>Christina Giannoula (ETH Zürich; National Technical University of Athens), Ivan Fernandez (University of Malaga; ETH Zürich), Juan Gomez-Luna (ETH Zürich), Nectarios Koziris (National Technical University of Athens), Georgios Goumas (National Technical University of Athens), and Onur Mutlu (ETH Zürich)</i>	
Machine Learning Training on a Real Processing-In-Memory System	292
<i>Juan Gomez Luna (ETHz), Yuxin Guo (ETHz), Sylvan Brocard (UPMEM), Julien Legriel (UPMEM), Remy Cimadomo (UPMEM), Geraldo F. Oliveira (ETHz), Gagandeep Singh (ETHz), and Onur Mutlu (ETHz)</i>	

Special Session 5: Secured Neurmorphic Computing I

WESCO: Weight-Encoded Reliability and Security Co-Design for In-Memory Computing Systems	296
<i>Jiangwei Zhang (Tsinghua University), Chong Wang (Tsinghua University), Yi Cai (Tsinghua University), Zhenhua Zhu (Tsinghua University), Donald Kline Jr (Intel Corporation), Huazhong Yang (Tsinghua University), and Yu Wang (Tsinghua University)</i>	
A Method for Reverse Engineering Neural Network Parameters from Compute-in-Memory Accelerators	302
<i>James Read (Georgia Institute of Technology, USA), Wantong Li (Georgia Institute of Technology, USA), and Shimeng Yu (Georgia Institute of Technology, USA)</i>	
SCRAMBLE: A Secure and Configurable, Memristor-Based Neuromorphic Hardware Leveraging 3D Architecture	308
<i>Nikhil Rangarajan (New York University Abu Dhabi), Satwik Patnaik (Texas A&M University), Mohammed Nabeel (New York University Abu Dhabi), Mohammed Ashraf (New York University Abu Dhabi), Shubham Rai (TU Dresden), Gopal Raut (IIT Indore), Heba Abunahla (Khalifa University), Baker Mohammad (Khalifa University), Santosh Kumar Vishvakarma (IIT Indore), Akash Kumar (TU Dresden), Johann Knechtel (New York University Abu Dhabi), and Ozgur Sinanoglu (New York University Abu Dhabi)</i>	

Special Session 6: Secured Neurmorphic Computing II

Security as an Important Ingredient in Neuromorphic Engineering	314
<i>Farhad Merchant (RWTH Aachen University, Germany)</i>	
A DNN Protection Solution for PIM Accelerators With Model Compression	320
<i>Lei Zhao (University of Pittsburgh, USA), Youtao Zhang (University of Pittsburgh, USA), and Jun Yang (University of Pittsburgh, USA)</i>	

Special Session 7: Approximate Computing for ML

Exploiting Approximate Computing for Efficient and Reliable Convolutional Neural Networks	326
<i>Alberto Bostio (Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, France), Bastien Deveautour (Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, France), and Ian O'Connor (Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, France)</i>	
Evaluating the Impact of Mixed-Precision on Fault Propagation for Deep Neural Networks on GPUs	327
<i>Fernando Fernandes dos Santos (Univ of Rennes INRIA, France), Paolo Rech (University of Trento, Italy), Angeliki Kritikakou (Univ of Rennes INRIA, France), and Olivier Sentieys (Univ of Rennes INRIA, France)</i>	

Energy-Aware Adaptive Approximate Computing for Deep Learning Applications	328
<i>Nima TaheriNejad (TU Wien, Austria) and Salar Shakibhamedan (TU Wien, Austria)</i>	

Special Session 8: Towards Efficient Testing of AI Accelerators

Fault Resilience of DNN Accelerators for Compressed Sensor Inputs	329
<i>Ayush Arunachalam (University of Texas at Dallas, USA), Shamik Kundu (University of Texas at Dallas, USA), Arnab Raha (Intel Corporation, USA), Suvadeep Banerjee (Intel Corporation, USA), and Kanad Basu (University of Texas at Dallas, USA)</i>	
Probabilistic Fault Grading for AI Accelerators Using Neural Twins	333
<i>Arjun Chaudhuri (Duke University, USA), Jonti Talukdar (Duke University, USA), and Krishnendu Chakrabarty (Duke University, USA)</i>	
Towards Yield Improvement for AI Accelerators: Analysis and Exploration	339
<i>Mohammad Walid Charrwi (City University of New York, USA), Huy Phan (Rutgers University, USA), Bo Yuan (Rutgers University, USA), and Samah Mohamed Saeed (City University of New York, USA)</i>	
Exploring Image Selection for Self-Testing in Neural Network Accelerators	345
<i>Fanruo Meng (University of Delaware, USA) and Chengmo Yang (University of Delaware, USA)</i>	

Special Session 9: Embedded Machine Learning

Towards Independent On-Device Artificial Intelligence	351
<i>Yawen Wu (University of Pittsburgh, USA) and Jingtong Hu (University of Pittsburgh, USA)</i>	
Hardware-Aware Automated Architecture Search for Brain-Inspired Hyperdimensional Computing...	352
<i>Junhuan Yang (University of New Mexico, USA), Venkat Kalyan Reddy Yasa (George Mason University, USA), Yi Sheng (George Mason University, USA), Dayane Reis (University of South Florida, USA), Xun Jiao (Villanova University, USA), Weiwen Jiang (George Mason University, USA), and Lei Yang (University of New Mexico, USA)</i>	
Hardware/Software Co-Exploration for Graph Neural Architectures on FPGAs	358
<i>Qing Lu (University of Notre Dame, USA), Weiwen Jiang (George Mason University, USA), Meng Jiang (University of Notre Dame, USA), Jingtong Hu (University of Pittsburgh, USA), and Yiyu Shi (University of Notre Dame, USA)</i>	

Special Session 10: Multipartner Projects

A Novel Marketplace Perspective Promoting Customized Low Energy Computing and IoT: The SMART4ALL Approach	363
<i>Evanthia Faliagka (University of Peloponnese, Greece), Christos Panagiotou (AVN Innovative Technology Solutions, Cyprus), Christos Antonopoulos (University of Peloponnese, Greece), Georgios Keramidas (Aristotle University of Thessaloniki, Greece), and Nikolaos Voros (University of Peloponnese, Greece)</i>	
Safety by Construction: Pattern-Based Application of Safety Mechanisms in XANDAR	369
<i>Tobias Dörr (Karlsruhe Institute of Technology (KIT), Germany), Florian Schade (Karlsruhe Institute of Technology (KIT), Germany), Leonard Masing (Karlsruhe Institute of Technology (KIT), Germany), Jürgen Becker (Karlsruhe Institute of Technology (KIT), Germany), Georgios Keramidas (University of Peloponnese, Greece), Christos P. Antonopoulos (University of Peloponnese, Greece), Michail Mavropoulos (University of Peloponnese, Greece), Vasilios Kelefouras (University of Peloponnese, Greece), and Nikolaos Voros (University of Peloponnese, Greece)</i>	
Data Movement Reduction for DNN Accelerators: Enabling Dynamic Quantization Through an eFPGA	371
<i>Tim Hotfilter (Karlsruhe Institute of Technology, Germany), Fabian Krefß (Karlsruhe Institute of Technology, Germany), Fabian Kempf (Karlsruhe Institute of Technology, Germany), Jürgen Becker (Karlsruhe Institute of Technology, Germany), and Imen Baili (Menta eFPGA S.A.S., France)</i>	
Efficient Autonomous Driving System Design: From Software to Hardware	373
<i>Yu Wang (Tsinghua University), Shulin Zeng (Tsinghua University), Kaiyuan Guo (Novauto Co., Ltd.), Xuefei Ning (Tsinghua University), Yali Zhao (Novauto Co., Ltd.), Zhongyuan Qiu (Novauto Co., Ltd.), Changcheng Tang (Novauto Co., Ltd), Shuang Liang (Novauto Co., Ltd), and Huazhong Yang (Tsinghua University)</i>	

Poster Session Details

Towards Everlasting Flash: Preventing Permanent Flash Cell Damage Using Circadian Rhythms ..	376
<i>M. Ceylan Morgul (University of Virginia, USA), Xinfei Guo (Shanghai Jiao Tong University, China), and Mircea Stan (University of Virginia, USA)</i>	
Hardware Emulation of FeFET on FPGA	380
<i>Paul-Antoine Matrangolo (University of Lyon, France), Cédric Marchand (University of Lyon, France), David Navarro (University of Lyon, France), and Ian O'Connor (University of Lyon, France)</i>	
Secure PUF-Based Authentication and Key Exchange Protocol using Machine Learning	386
<i>Amir Ali-pour (Université Grenoble Alpes (UGA), Grenoble INP, LCIS, France), Fatemeh Afghah (Clemson University, France), David Hely (CEA Leti, France), Vincent Berouille (Université Grenoble Alpes (UGA), Grenoble INP, LCIS, France), and Giorgio Di Natale (Université Grenoble Alpes (UGA), CNRS, TIMA, France)</i>	

Optoelectronic Implementation of Compact and Power-Efficient Recurrent Neural Networks	390
<i>Taisei Ichikawa (Nagoya University, Japan), Yutaka Masuda (Nagoya University, Japan), Tohru Ishihara (Nagoya University, Japan), Akihiko Shinya (NTT Nanophotonics Center / Basic Research Laboratories, Japan), and Masaya Notomi (NTT Nanophotonics Center / Basic Research Laboratories, Japan)</i>	
REFU: Redundant Execution with Idle Functional Units, Fault Tolerant GPGPU Architecture	394
<i>Raghunandana K K (U R Rao Satellite Center Bangalore, India), Varaprasad Bksol (U R Rao Satellite Center Bangalore, India), M. Sonza Reorda (Politecnico di Torino Torino, Italy), and Virendra Singh (Indian Institute of Technology Bombay Mumbai, India)</i>	
On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for a Multicore Cluster	398
<i>Michael Rogenmoser (ETH Zürich, Switzerland), Nils Wistoff (ETH Zürich, Switzerland), Pirmin Vogel (lowRISC C.I.C., United Kingdom), Frank K. Gürkaynak (ETH Zürich, Switzerland), and Luca Benini (ETH Zürich, Switzerland; University of Bologna, Italy)</i>	
Exact Mapping of Quantum Circuit Partitions to Building Blocks of the SAQIP Architecture	402
<i>Amirmohammad Biuki (Shahed University, Iran), Naser Mohammadzadeh (Shahed University, Iran), Robert Wille (Technical University of Munich, Germany; Software Competence Center Hagenberg GmbH, Austria), and Sahar Sargaran (Shahed University, Iran)</i>	
Possible Reductions to Generate Circuits From BDDs	406
<i>Eduarde D. Brandão (Universidade Federal do Rio Grande do Sul, Brazil), Joao P. Nespolo (Universidade Federal do Rio Grande do Sul, Brazil), Renato D. Peralta (Universidade Federal do Rio Grande do Sul, Brazil), Paulo F. Butzen (Universidade Federal do Rio Grande do Sul, Brazil), and Andre I. Reis (Universidade Federal do Rio Grande do Sul, Brazil)</i>	
Accelerating NLP Tasks on FPGA With Compressed BERT and a Hardware-Oriented Early Exit Method	410
<i>Binjing Li (Nanjing University, China), Siyuan Lu (Nanjing University, China), Keli Xie (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)</i>	
A New Hardware-Efficient VLSI-Architecture of GoogLeNet CNN-Model Based Hardware Accelerator for Edge Computing Applications	414
<i>Md. Najrul Islam (Indian Institute of Technology Mandi), Rahul Shrestha (Indian Institute of Technology Mandi), and Shubhajit Roy Chowdhury (Indian Institute of Technology Mandi)</i>	
A Permutation Challenge Input Interface for Arbiter PUF Variants Against Machine Learning Attacks	418
<i>Yu Zhuang (Texas Tech University), Gaoxiang Li (Texas Tech University), and Khalid Mursi (University of Jeddah, Saudi Arabia)</i>	

Student Posters

Accuracy Configurable FPGA Implementation of Harris Corner Detection	422
<i>Shivani Maurya (International Institute of Information Technology, India), Ziaul Choudhury (International Institute of Information Technology, India), and Suresh Purini (International Institute of Information Technology, India)</i>	
Designing Data-Aware Network-on-Chip for Performance	428
<i>Abhijit Das (Univ Rennes, Inria, France; Indian Institute of Technology Guwahati, India) and John Jose (Indian Institute of Technology Guwahati, India)</i>	
On the Detection and Circumvention of Bitstream-Level Trojans in FPGAs	434
<i>Qazi Arbab Ahmed (Paderborn University, Germany) and Marco Platzner (Paderborn University, Germany)</i>	
Architectural-Space Exploration of Energy-Efficient Approximate Arithmetic Units for Error-Tolerant Applications	440
<i>Haroon Waris (Nanjing University of Aeronautics and Astronautics, China), Chenghua Wang (Nanjing University of Aeronautics and Astronautics, China), and Weiqiang Liu (Nanjing University of Aeronautics and Astronautics, China)</i>	

Research Demos

Securing Hard Drives With the Security Protocol and Data Model (SPDM)	446
<i>Renan C. A. Alves (Universidade de São Paulo, Brazil), Bruno C. Albertini (Universidade de São Paulo, Brazil), and Marcos A. Simplicio Jr. (Universidade de São Paulo, Brazil)</i>	
Fall-Sense: An Enhanced Sensor System to Predict and Detect Elderly Falls Using IoMT	448
<i>Laavanya Rachakonda (University of North Carolina Wilmington, USA) and Daniel T. Marchand (University of North Carolina Wilmington, USA)</i>	
A Novel Approach to Quantum Circuit Partitioning	450
<i>Joseph Clark (University of Tennessee, USA), Himanshu Thapliyal (University of Tennessee, USA), and Travis S. Humble (Oak Ridge National Laboratory, USA)</i>	
MC-PUF: A Robust Lightweight Controlled Physical Unclonable Function for Resource Constrained Environments	452
<i>Pintu K. Sadhu (Central Michigan University, USA) and Venkata P. Yanambaka (Central Michigan University, USA)</i>	

Author Index	455
---------------------------	------------