2022 IEEE 35th International System-on-Chip Conference (SOCC 2022)

Belfast, United Kingdom
5-8 September 2022

IEEE

IEEE Catalog Number: CFP22ASI-POD
ISBN: 978-1-6654-5986-0

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22ASI-POD
ISBN (Print-On-Demand):	978-1-6654-5986-0
ISBN (Online):	978-1-6654-5985-3
ISSN:	2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings.com

Table of Contents

2022 IEEE 35th International System-on-Chip Conference (SOCC)
September 05-08, 2022
Belfast, Northern Ireland, UK

Table of Contents iii
Message from IEEE SOCC General Chairs ix
Message from IEEE SOCC Technical Chairs xi
IEEE SOCC Organising Committee xiii
IEEE SOCC Technical Program Committee xiv
Conference Programme xvi
Keynote Speakers and Invited Talks xxxix
Industrial Sessions lii

Papers:

Monte Cimone: An Open RISC-V Cluster as a Research Platform for the Codesign of Future RISC-V-based High-Performance Computers 1
Andrea Bartolini, Emanuele Parisi, Federico Ficarelli, Francesco Beneventi, Francesco Barchi, Daniele Gregori, Fabrizio Magugliani, Marco Cicala, Cosimo Gianfreda, Daniele Cesarini, Andrea Acquaviva, and Luca Benini

Machine Learning Based Parameter Tuning for Performance and Power Optimization of Multisource Clock Tree Synthesis 7
Prasenjit Ray, V Sai Prashant, Bindu P Rao

Thermal Side-Channel Leakage Protection in Monolithic Three-Dimensional Integrated Circuits 9
Jaya Dofe

Data-Centric Machine Learning Pipeline for Hardware Verification 11
Hongsup Shin

Towards More Secure PUF Applications: A Low-Area Polar Decoder Implementation 13
Claus Kestel, Christoph Frisch, Michael Pehl, Norbert Wehn

A New Perspective of Inscribing Temporal Encryption on Spatial MPV Imprints for PUF Design **19**
Xiangye Wei, Liming Xiu

RECO-HCON: A High-Throughput Reconfigurable Compact ASCON Processor for Trusted IoT **25**
Xiangdong Wei, Mohamed El-Hadedy, Sergiu Mosanu, Zhengping Zhu, Wen-Mei Hwu, Xinfei Guo

A Practical Man-In-The-Middle Attack on Deep Learning Edge Device by Sparse Light Strip Injection into Camera Data Lane **31**
Wenye Liu, Weiyang He, Bowen Hu, Chip-Hong Chang

Investigating SAMV Regarding Its Suitability for FPGAs **37**
Farehe Giahi, Sebastian Rachuj, Dietmar Fey

Noise Analysis of CMOS Ring Oscillator-Based Capacitance Measurement for Lab-On-Chip Application **43**
Javed S Gaggatur

A Mixed-Signal Interface Circuit for Integration of Embedded 1T1R RRAM Arrays **49**
Stefan Pechmann, Amelie Hagelauer

Post-Processing Refinement for Semi-Global Matching Algorithm Based on Real-Time FPGA **54**
Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Ke Li, Lei Chen, Fengwei An

An Architecture for On-Chip Face Recognition in a Compressive Image Sensor **59**
Amir Khan, Jorge Fernandez-Berni, Ricardo Carmona-Galan

kNN-MSDF: A Hardware Accelerator for k-Nearest Neighbors Using Most Significant Digit First Computation **65**
Saeid Gorgin, Mohammad Hossein Gholamrezaei, Danial Javaheri, Jeong-A Lee

Memristive Neural Network with Efficient In-Situ Supervised Training **71**
Santlal Prajapati, Manobendra Nath Mondal, Susmita Sur-Kolay

Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerator **77**
Taha Soliman, Amro Eldebiky, Cecilia De La Parra, Andre Guntoro, Norbert Wehn

Low Complexity Reconfigurable-Scalable Architecture Design Methodology for Deep Neural Network Inference Accelerator **83**
Anagha Nimbekar, Chandrasekhara Srinivas Vatti, Dinesh Yarramesetty, Sunidhi Singh, Tarun Gupta, Ramesh Reddy Chandrapu, Amit Acharyya

Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information **89**
Cory Merkel

Efficient Low-Bit-Width Activation Function Implementations for Ultra Low Power SoCs **95**
Shenghao Ma, Paul Ampadu

FPGA Implementation of Addition-Based CORDIC-SNN with Izhikevich Neurons **101**
Uchechukwu Leo Udeji, Martin Margala

Energy-Based Analog Neural Network Framework **107**
Mohamed A. Watfa, Alberto Garcia-Ortiz, Gilles Sassatelli

Novel Pulse Detection System Using Differentiation: Optical Experimental Results **113**
Sharath Patil, Bhanu Singh, Raunak Borwankar, Martin Margala

Zero-Aware Fine-Grained Power Gating for StandardCell Memories in Voltage-Scaled Circuits **118**
Jun Shiomi, Shogo Terada, Tohru Ishihara, Hidetoshi Onodera

A Scalable DC/DC Converter with Fast Load Transient Response and Security Improvement **124**
Xingye Liu, Paul Ampadu

Towards Hardware Trojan Resilient Design of Convolutional Neural Networks **130**
Peiyao Sun, Basel Halak, Tomasz Kazmierski

Cardinality Constrained Portfolio Optimization on an Ising Machine **136**
Matthieu Parizy, Przemyslaw Sadowski, Nozomu Togawa

CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL **142**
Ahmad Al-zoubi, Gianluca Martino, Fin H Bahnsen, Jun Zhu, Holger Schlarb, Goerschwin Fey

Accurate Estimation of the CNN Inference Cost for TinyML Devices **148**
Thomas Garbay, Khalil Hachicha, Petr Dobias, Wilfried Dron, Pedro Lusich, Imane Khalis, Andrea Pinna, Bertrand Granado

Modeling Attacks Resilient Multiple PUF-CPRNG Architecture Design Methodology **154**
Dheeraj Agshare, Pabitra Das, Kiran Kumar A, Srisubha Kalanadhabhatta, Amit Acharyya

Runtime Adaptive Cache Checkpointing for RISC Multi-Core Processors **160**
Fabian Kempf, Julian Hoefer, Fabian Kreß, Tim Hotfilter, Tanja Harbaum, Juergen Becker

Energy-Efficient Black Hole Router Detection in Network-On-Chip **166**
Luka Daoud, Nader Rafla

Performance Evaluation of High Bandwidth Memory for HPC Workloads **172**
Amit Kumar Kabat, Shubhang Pandey, Venkatesh Tiruchirai Gopalakrishnan

Securing Microservices Against Password Guess Attacks Using Hardware Performance Counters **178**
Sai Praveen Kadiyala, Xiaolan Li, Wonjun Lee, Andrew Catlin

MSIM: A Highly Parallel Near-Memory Accelerator for MinHash Sketch **184**
Aman Sinha, Jhih-Yong Mai, Bo-Cheng Lai

Cache-Locality Based Adaptive Warp Scheduling for Neural Network Acceleration on GPGPUs **190**
Weiming Hu, Yi Zhou, Ying Quan, Roger Wang, Xin Lou

I/O Constraints Optimization Using Machine Learning **196**
C Lekshmi, Anmol Khatri, Sourav Saha, Shivangi Gupta, Raj Yadav, Rakshit Bazaz

Automated Deep Learning Platform for Accelerated Analog Circuit Design **202**
Rahul Dutta, Ashish James, Raju Salahuddin, Yong-Joon Jeon, Chuan Sheng Foo, Kevin Chai Tshun Chuan

A General Algorithm for Loop-Gain and TDC-Resolution Optimization in an ADPLL with a 2-Bit TDC Phase Detector **207**
Abdelrahman G Habib, Mohamed Dessouky

A Duty Cycle Error Reduction with 1-Point Calibration Achieving 0.017UI in 7.2Gbps HBM3 DRAM Data Read **213**
Javed S Gaggatur

Quantum Key Distribution Post-Processing: A Heterogeneous Computing Perspective **219**
He Li, Adrian Wonfor, Amanda Weerasinghe, Muataz Alhussein, Yupeng Gong, Richard Penty

A Novel Combined Correlation Power Analysis (CPA) Attack on Schoolbook Polynomial Multiplication in Lattice-Based Cryptosystems **225**
Chuanchao Lu, Yijun Cui, Ayesha Khalid, Chongyan Gu, Chenghua Wang, Weiqiang Liu

In-Depth Analysis of the Effects of Electromagnetic Fault Injection Attack on a 32-Bit MCU **231**
Jinteng Jiao, He Li, Fengyan Zhao, Chengdong Qian, Qiang Liu

Inconspicuous Data Augmentation Based Backdoor Attack on Deep Neural Networks **237**
Chaohui Xu, Wenye Liu, Yue Zheng, Si Wang, Chip-Hong Chang

DPReDO: Dynamic Partial Reconfiguration Enabled Design Obfuscation for FPGA Security **243**
Sandeep Sunkavilli, Nishanth Chennagouni, Qiaoyan Yu

A Stochastic Coding Method of EEG Signals for Sleep Stage Classification **249**
Guangxian Zhu, Huijia Wang, Yirong Kan, Zheng Chen, Ming Huang, Md. Altaf-Ul-Amin, Naoaki Ono, Shigehiko Kanaya, Renyuan Zhang, Yasuhiko Nakashima

Non-Deterministic Quantization for mmWave Beam Prediction **255**
Haohui Jia, Na Chen, Renyuan Zhang, Minoru Okada

Application and Evaluation of Quantization for Narrow Bit-Width Resampling of Sequential Monte Carlo **261**
Hiroki Nishimoto, Renyuan Zhang, Yasuhiko Nakashima

Design and Implementation of Stochastic Neural Networks Using Superconductor Quantum-Flux-Parametron Devices **267**
Olivia Chen, Yanzhi Wang, Renyuan Zhang, Nobuyuki Yoshikawa

GAND-Nets: Training Deep Spiking Neural Networks with Ternary Weights **273**
Man Wu, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima

Overhead-Aware Schedule Synthesis for Logical Execution Time (LET) in Automotive Systems **279**
Erjola Lalo, Andreas Sailer, Christian Siemers, Juergen Mottok

Hypervisor-Based Target Deployment Strategies for Time Predictability in Model-Based Development **285**
Florian Schade, Tobias Dörr, Jürgen Becker

Towards Automating a Software-Centered Development Process That Considers Timing Properties **287**
Raphael Weber, Nico Adler, Thomas Wilhelm, Andreas Sailer, Clemens Reichmann

Implementation and Evaluation of Deep Neural Networks in Commercially Available Processing in Memory Hardware **293**
Prangon Das, Purab Ranjan Sutradhar, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly

Hardware Oriented Strip-Wise Optimization (HOSO) Framework for Efficient Deep Neural Network **299**
Xiaotian Ma, Kevin Han, Yucheng Yang, Ronald F. DeMara, Yu Bai

RRAM-Based Neural Radiance Field Processor **305**
Yueyang Zheng, Chaolin Rao, Haochuan Wan, Yuliang Zhou, Pingqiang Zhou, Jingyi Yu, Xin Lou

An Efficient FPGA Accelerator for Point Cloud **310**
Zilun Wang, Wendong Mao, Peixiang Yang, Zhongfeng Wang, Jun Lin

A Versatile & Adjustable 400 Node CMOS Oscillator Based Ising Machine to Investigate and Optimize the Internal Computing Principle **316**
Markus Graber, Klaus Hofmann

Virtual Platform Acceleration Through Userspace Host Execution **322**
Lukas Juenger, Antonios Salios, Peter Blöcher, Rainer Leupers

In-Network Accumulation: Extending the Role of NoC for DNN Acceleration **328**
Binayak Tiwari, Mei Yang, Xiaohang Wang, Yingtao Jiang

Extended Abstracts:

“High Five”: Arm's First 5nm Silicon in Flip-Chip! **334**
Pragya Laad

The Case for SoC in Future Radio Astronomy **336**
Omar A. Yeste Ojeda, Nolan Denman, Stephen Wunduke

Divided by Designs, United by Flow- Uniquified, Modular and Automated Approach to Improve Design Efficiency **338**
Pragya Laad, Olivier Rizzo