

# **2022 IEEE 35th International System-on-Chip Conference (SOCC 2022)**

**Belfast, United Kingdom  
5-8 September 2022**



**IEEE Catalog Number: CFP22ASI-POD  
ISBN: 978-1-6654-5986-0**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22ASI-POD
ISBN (Print-On-Demand):	978-1-6654-5986-0
ISBN (Online):	978-1-6654-5985-3
ISSN:	2164-1676

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

2022 IEEE 35th International System-on-Chip Conference (SOCC)

September 05-08, 2022

Belfast, Northern Ireland, UK

<b>Table of Contents</b>	<b>iii</b>
<b>Message from IEEE SOCC General Chairs</b>	<b>ix</b>
<b>Message from IEEE SOCC Technical Chairs</b>	<b>xi</b>
<b>IEEE SOCC Organising Committee</b>	<b>xiii</b>
<b>IEEE SOCC Technical Program Committee</b>	<b>xiv</b>
<b>Conference Programme</b>	<b>xvi</b>
<b>Keynote Speakers and Invited Talks</b>	<b>xxxix</b>
<b>Industrial Sessions</b>	<b>lii</b>

## Papers:

<b>Monte Cimone: An Open RISC-V Cluster as a Research Platform for the Codesign of Future RISC-V-based High-Performance Computers</b>	<b>1</b>
<i>Andrea Bartolini, Emanuele Parisi, Federico Ficarelli, Francesco Beneventi, Francesco Barchi, Daniele Gregori, Fabrizio Magugliani, Marco Cicala, Cosimo Gianfreda, Daniele Cesarini, Andrea Acquaviva, and Luca Benini</i>	
<b>Machine Learning Based Parameter Tuning for Performance and Power Optimization of Multisource Clock Tree Synthesis</b>	<b>7</b>
<i>Prasenjit Ray, V Sai Prashant, Bindu P Rao</i>	
<b>Thermal Side-Channel Leakage Protection in Monolithic Three-Dimensional Integrated Circuits</b>	<b>9</b>
<i>Jaya Dofe</i>	
<b>Data-Centric Machine Learning Pipeline for Hardware Verification</b>	<b>11</b>
<i>Hongsup Shin</i>	
<b>Towards More Secure PUF Applications: A Low-Area Polar Decoder Implementation</b>	<b>13</b>
<i>Claus Kestel, Christoph Frisch, Michael Pehl, Norbert Wehn</i>	

<b>A New Perspective of Inscribing Temporal Encryption on Spatial MPV Imprints for PUF Design</b>	<b>19</b>
<i>Xiangye Wei, Liming Xiu</i>	
<b>RECO-HCON: A High-Throughput Reconfigurable Compact ASCON Processor for Trusted IoT</b>	<b>25</b>
<i>Xiangdong Wei, Mohamed El-Hadedy, Sergiu Mosanu, Zhengping Zhu, Wen-Mei Hwu, Xinfei Guo</i>	
<b>A Practical Man-In-The-Middle Attack on Deep Learning Edge Device by Sparse Light Strip Injection into Camera Data Lane</b>	<b>31</b>
<i>Wenye Liu, Weiyang He, Bowen Hu, Chip-Hong Chang</i>	
<b>Investigating SAMV Regarding Its Suitability for FPGAs</b>	<b>37</b>
<i>Farehe Giahji, Sebastian Rachuj, Dietmar Fey</i>	
<b>Noise Analysis of CMOS Ring Oscillator-Based Capacitance Measurement for Lab-On-Chip Application</b>	<b>43</b>
<i>Javed S Gaggatur</i>	
<b>A Mixed-Signal Interface Circuit for Integration of Embedded 1T1R RRAM Arrays</b>	<b>49</b>
<i>Stefan Pechmann, Amelie Hagelauer</i>	
<b>Post-Processing Refinement for Semi-Global Matching Algorithm Based on Real-Time FPGA</b>	<b>54</b>
<i>Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Ke Li, Lei Chen, Fengwei An</i>	
<b>An Architecture for On-Chip Face Recognition in a Compressive Image Sensor</b>	<b>59</b>
<i>Amir Khan, Jorge Fernandez-Berni, Ricardo Carmona-Galan</i>	
<b>kNN-MSDF: A Hardware Accelerator for k-Nearest Neighbors Using Most Significant Digit First Computation</b>	<b>65</b>
<i>Saeid Gorgin, Mohammad Hossein Gholamrezaei, Danial Javaheri, Jeong-A Lee</i>	
<b>Memristive Neural Network with Efficient In-Situ Supervised Training</b>	<b>71</b>
<i>Santlal Prajapati, Manobendra Nath Mondal, Susmita Sur-Kolay</i>	
<b>Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerator</b>	<b>77</b>
<i>Taha Soliman, Amro Eldebiky, Cecilia De La Parra, Andre Guntoro, Norbert Wehn</i>	
<b>Low Complexity Reconfigurable-Scalable Architecture Design Methodology for Deep Neural Network Inference Accelerator</b>	<b>83</b>
<i>Anagha Nimbekar, Chandrasekhara Srinivas Vatti, Dinesh Yarramesetty, Sunidhi Singh, Tarun Gupta, Ramesh Reddy Chandrapu, Amit Acharyya</i>	

<b>Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information</b>	<b>89</b>
<i>Cory Merkel</i>	
<b>Efficient Low-Bit-Width Activation Function Implementations for Ultra Low Power SoCs</b>	<b>95</b>
<i>Shenghao Ma, Paul Ampadu</i>	
<b>FPGA Implementation of Addition-Based CORDIC-SNN with Izhikevich Neurons</b>	<b>101</b>
<i>Uchechukwu Leo Udeji, Martin Margala</i>	
<b>Energy-Based Analog Neural Network Framework</b>	<b>107</b>
<i>Mohamed A. Watfa, Alberto Garcia-Ortiz, Gilles Sassatelli</i>	
<b>Novel Pulse Detection System Using Differentiation: Optical Experimental Results</b>	<b>113</b>
<i>Sharath Patil, Bhanu Singh, Raunak Borwankar, Martin Margala</i>	
<b>Zero-Aware Fine-Grained Power Gating for StandardCell Memories in Voltage-Scaled Circuits</b>	<b>118</b>
<i>Jun Shiomi, Shogo Terada, Tohru Ishihara, Hidetoshi Onodera</i>	
<b>A Scalable DC/DC Converter with Fast Load Transient Response and Security Improvement</b>	<b>124</b>
<i>Xingye Liu, Paul Ampadu</i>	
<b>Towards Hardware Trojan Resilient Design of Convolutional Neural Networks</b>	<b>130</b>
<i>Peiyao Sun, Basel Halak, Tomasz Kazmierski</i>	
<b>Cardinality Constrained Portfolio Optimization on an Ising Machine</b>	<b>136</b>
<i>Matthieu Parizy, Przemyslaw Sadowski, Nozomu Togawa</i>	
<b>CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL</b>	<b>142</b>
<i>Ahmad Al-zoubi, Gianluca Martino, Fin H Bahnsen, Jun Zhu, Holger Schlarb, Goerschwin Fey</i>	
<b>Accurate Estimation of the CNN Inference Cost for TinyML Devices</b>	<b>148</b>
<i>Thomas Garbay, Khalil Hachicha, Petr Dobias, Wilfried Dron, Pedro Lusich, Imane Khalis, Andrea Pinna, Bertrand Granado</i>	
<b>Modeling Attacks Resilient Multiple PUF-CPRNG Architecture Design Methodology</b>	<b>154</b>
<i>Dheeraj Agshare, Pabitra Das, Kiran Kumar A, Srisubha Kalanadhabhatta, Amit Acharyya</i>	
<b>Runtime Adaptive Cache Checkpointing for RISC Multi-Core Processors</b>	<b>160</b>
<i>Fabian Kempf, Julian Hoefer, Fabian Kreß, Tim Hotfilter, Tanja Harbaum, Juergen Becker</i>	

<b>Energy-Efficient Black Hole Router Detection in Network-On-Chip</b> <i>Luka Daoud, Nader Rafla</i>	166
<b>Performance Evaluation of High Bandwidth Memory for HPC Workloads</b> <i>Amit Kumar Kabat, Shubhang Pandey, Venkatesh Tiruchirai Gopalakrishnan</i>	172
<b>Securing Microservices Against Password Guess Attacks Using Hardware Performance Counters</b> <i>Sai Praveen Kadiyala, Xiaolan Li, Wonjun Lee, Andrew Catlin</i>	178
<b>MSIM: A Highly Parallel Near-Memory Accelerator for MinHash Sketch</b> <i>Aman Sinha, Jihh-Yong Mai, Bo-Cheng Lai</i>	184
<b>Cache-Locality Based Adaptive Warp Scheduling for Neural Network Acceleration on GPGPUs</b> <i>Weiming Hu, Yi Zhou, Ying Quan, Roger Wang, Xin Lou</i>	190
<b>I/O Constraints Optimization Using Machine Learning</b> <i>C Lekshmi, Anmol Khatri, Sourav Saha, Shivangi Gupta, Raj Yadav, Rakshit Bazaz</i>	196
<b>Automated Deep Learning Platform for Accelerated Analog Circuit Design</b> <i>Rahul Dutta, Ashish James, Raju Salahuddin, Yong-Joon Jeon, Chuan Sheng Foo, Kevin Chai Tshun Chuan</i>	202
<b>A General Algorithm for Loop-Gain and TDC-Resolution Optimization in an ADPLL with a 2-Bit TDC Phase Detector</b> <i>Abdelrahman G Habib, Mohamed Dessouky</i>	207
<b>A Duty Cycle Error Reduction with 1-Point Calibration Achieving 0.017UI in 7.2Gbps HBM3 DRAM Data Read</b> <i>Javed S Gaggatur</i>	213
<b>Quantum Key Distribution Post-Processing: A Heterogeneous Computing Perspective</b> <i>He Li, Adrian Wonfor, Amanda Weerasinghe, Muataz Alhussein, Yupeng Gong, Richard Penty</i>	219
<b>A Novel Combined Correlation Power Analysis (CPA) Attack on Schoolbook Polynomial Multiplication in Lattice-Based Cryptosystems</b> <i>Chuanhao Lu, Yijun Cui, Ayesha Khalid, Chongyan Gu, Chenghua Wang, Weiqiang Liu</i>	225
<b>In-Depth Analysis of the Effects of Electromagnetic Fault Injection Attack on a 32-Bit MCU</b> <i>Jinteng Jiao, He Li, Fengyan Zhao, Chengdong Qian, Qiang Liu</i>	231
<b>Inconspicuous Data Augmentation Based Backdoor Attack on Deep Neural Networks</b> <i>Chaohui Xu, Wenye Liu, Yue Zheng, Si Wang, Chip-Hong Chang</i>	237

<b>DPRDO: Dynamic Partial Reconfiguration Enabled Design Obfuscation for FPGA Security</b>	<b>243</b>
<i>Sandeep Sunkavilli, Nishanth Chennagouni, Qiaoyan Yu</i>	
<b>A Stochastic Coding Method of EEG Signals for Sleep Stage Classification</b>	<b>249</b>
<i>Guangxian Zhu, Huijia Wang, Yirong Kan, Zheng Chen, Ming Huang, Md. Altaf-Ul-Amin, Naoaki Ono, Shigehiko Kanaya, Renyuan Zhang, Yasuhiko Nakashima</i>	
<b>Non-Deterministic Quantization for mmWave Beam Prediction</b>	<b>255</b>
<i>Haohui Jia, Na Chen, Renyuan Zhang, Minoru Okada</i>	
<b>Application and Evaluation of Quantization for Narrow Bit-Width Resampling of Sequential Monte Carlo</b>	<b>261</b>
<i>Hiroki Nishimoto, Renyuan Zhang, Yasuhiko Nakashima</i>	
<b>Design and Implementation of Stochastic Neural Networks Using Superconductor Quantum-Flux-Parametron Devices</b>	<b>267</b>
<i>Olivia Chen, Yanzhi Wang, Renyuan Zhang, Nobuyuki Yoshikawa</i>	
<b>GAND-Nets: Training Deep Spiking Neural Networks with Ternary Weights</b>	<b>273</b>
<i>Man Wu, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima</i>	
<b>Overhead-Aware Schedule Synthesis for Logical Execution Time (LET) in Automotive Systems</b>	<b>279</b>
<i>Erjola Lalo, Andreas Sailer, Christian Siemers, Juergen Mottok</i>	
<b>Hypervisor-Based Target Deployment Strategies for Time Predictability in Model-Based Development</b>	<b>285</b>
<i>Florian Schade, Tobias Dörr, Jürgen Becker</i>	
<b>Towards Automating a Software-Centered Development Process That Considers Timing Properties</b>	<b>287</b>
<i>Raphael Weber, Nico Adler, Thomas Wilhelm, Andreas Sailer, Clemens Reichmann</i>	
<b>Implementation and Evaluation of Deep Neural Networks in Commercially Available Processing in Memory Hardware</b>	<b>293</b>
<i>Prangon Das, Purab Ranjan Sutradhar, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly</i>	
<b>Hardware Oriented Strip-Wise Optimization (HOSO) Framework for Efficient Deep Neural Network</b>	<b>299</b>
<i>Xiaotian Ma, Kevin Han, Yucheng Yang, Ronald F. DeMara, Yu Bai</i>	
<b>RRAM-Based Neural Radiance Field Processor</b>	<b>305</b>
<i>Yueyang Zheng, Chaolin Rao, Haochuan Wan, Yuliang Zhou, Pingqiang Zhou, Jingyi Yu, Xin Lou</i>	

<b>An Efficient FPGA Accelerator for Point Cloud</b>	<b>310</b>
<i>Zilun Wang, Wendong Mao, Peixiang Yang, Zhongfeng Wang, Jun Lin</i>	
<b>A Versatile &amp; Adjustable 400 Node CMOS Oscillator Based Ising Machine to Investigate and Optimize the Internal Computing Principle</b>	<b>316</b>
<i>Markus Graber, Klaus Hofmann</i>	
<b>Virtual Platform Acceleration Through Userspace Host Execution</b>	<b>322</b>
<i>Lukas Juenger, Antonios Salios, Peter Blöcher, Rainer Leupers</i>	
<b>In-Network Accumulation: Extending the Role of NoC for DNN Acceleration</b>	<b>328</b>
<i>Binayak Tiwari, Mei Yang, Xiaohang Wang, Yingtao Jiang</i>	

### **Extended Abstracts:**

<b>“High Five”: Arm's First 5nm Silicon in Flip-Chip!</b>	<b>334</b>
<i>Pragya Laad</i>	
<b>The Case for SoC in Future Radio Astronomy</b>	<b>336</b>
<i>Omar A. Yeste Ojeda, Nolan Denman, Stephen Wunduke</i>	
<b>Divided by Designs, United by Flow- Uniquified, Modular and Automated Approach to Improve Design Efficiency</b>	<b>338</b>
<i>Pragya Laad, Olivier Rizzo</i>	