## **2022 IEEE 35th International System-on-Chip Conference** (SOCC 2022)

Belfast, United Kingdom **5-8 September 2022** 



**IEEE Catalog Number: CFP22ASI-POD ISBN**:

978-1-6654-5986-0

## Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22ASI-POD

 ISBN (Print-On-Demand):
 978-1-6654-5986-0

 ISBN (Online):
 978-1-6654-5985-3

ISSN: 2164-1676

## **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



## **Table of Contents**

**Message from IEEE SOCC General Chairs** 

**Table of Contents** 

2022 IEEE 35th International System-on-Chip Conference (SOCC) September 05-08, 2022 Belfast, Northern Ireland, UK

Message from IEEE SOCC Technical Chairs	хi
IEEE SOCC Organising Committee	xiii
IEEE SOCC Technical Program Committee	xiv
Conference Programme	xvi
Keynote Speakers and Invited Talks	xxxix
Industrial Sessions	lii
Papers:	
Monte Cimone: An Open RISC-V Cluster as a Research Platform for the Codesign of Future RISC-V-based High-Performance Computers  Andrea Bartolini, Emanuele Parisi, Federico Ficarelli, Francesco Beneventi, Francesco Barchi, Daniele Gregori, Fabrizio Magugliani, Marco Cicala, Cosimo Gianfreda, Daniele Cesarini, Andrea Acquaviva, and Luca Benini	1
Machine Learning Based Parameter Tuning for Performance and Power Optimization of Multisource Clock Tree Synthesis  Prasenjit Ray, V Sai Prashant, Bindu P Rao	7
Thermal Side-Channel Leakage Protection in Monolithic Three-Dimensional Integrated Circuits  Jaya Dofe	9
Data-Centric Machine Learning Pipeline for Hardware Verification  Hongsup Shin	11
Towards More Secure PUF Applications: A Low-Area Polar Decoder Implementation  Claus Kestel, Christoph Frisch, Michael Pehl, Norbert Wehn	13

iii

ix

A New Perspective of Inscribing Temporal Encryption on Spatial MPV Imprints for PUF Design	19
Xiangye Wei, Liming Xiu	
RECO-HCON: A High-Throughput Reconfigurable Compact ASCON Processor for Trusted IoT	25
Xiangdong Wei, Mohamed El-Hadedy, Sergiu Mosanu, Zhengping Zhu, Wen-Mei Hwu, Xinfei Guo	
A Practical Man-In-The-Middle Attack on Deep Learning Edge Device by Sparse Light Strip Injection into Camera Data Lane Wenye Liu, Weiyang He, Bowen Hu, Chip-Hong Chang	31
Investigating SAMV Regarding Its Suitability for FPGAs Farehe Giahi, Sebastian Rachuj, Dietmar Fey	37
Noise Analysis of CMOS Ring Oscillator-Based Capacitance Measurement for Lab-On-Chip Application  Javed S Gaggatur	43
A Mixed-Signal Interface Circuit for Integration of Embedded 1T1R RRAM Arrays	49
Stefan Pechmann, Amelie Hagelauer	
Post-Processing Refinement for Semi-Global Matching Algorithm Based on Real-Time FPGA	54
Yunhao Ma, Xiwei Fang, Pingcheng Dong, Xinyu Guan, Ke Li, Lei Chen, Fengwei An	
An Architecture for On-Chip Face Recognition in a Compressive Image Sensor Amir Khan, Jorge Fernandez-Berni, Ricardo Carmona-Galan	59
kNN-MSDF: A Hardware Accelerator for k-Nearest Neighbors Using Most Significant Digit First Computation	65
Saeid Gorgin, Mohammad Hossein Gholamrezaei, Danial Javaheri, Jeong-A Lee	
Memristive Neural Network with Efficient In-Situ Supervised Training Santlal Prajapati, Manobendra Nath Mondal, Susmita Sur-Kolay	71
Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerator	77
Taha Soliman, Amro Eldebiky, Cecilia De La Parra, Andre Guntoro, Norbert Wehn	
Low Complexity Reconfigurable-Scalable Architecture Design Methodology for Deep Neural Network Inference Accelerator	83
Anagha Nimbekar, Chandrasekhara Srinivas Vatti, Dinesh Yarramesetty, Sunidhi Singh, Tarun Gunta, Ramesh Reddy Chandranu, Amit Acharyya	

Enhancing Adversarial Attacks on Single-Layer NVM Crossbar-Based Neural Networks with Power Consumption Information  Cory Merkel	89
Cory Werker	
Efficient Low-Bit-Width Activation Function Implementations for Ultra Low Power SoCs	95
Shenghao Ma, Paul Ampadu	
FPGA Implementation of Addition-Based CORDIC-SNN with Izhikevich Neurons Uchechukwu Leo Udeji, Martin Margala	101
Energy-Based Analog Neural Network Framework	107
Mohamed A. Watfa, Alberto Garcia-Ortiz, Gilles Sassatelli	107
Novel Pulse Detection System Using Differentiation: Optical Experimental Results	113
Sharath Patil, Bhanu Singh, Raunak Borwankar, Martin Margala	
Zero-Aware Fine-Grained Power Gating for StandardCell Memories in Voltage-Scaled Circuits	118
Jun Shiomi, Shogo Terada, Tohru Ishihara, Hidetoshi Onodera	
A Scalable DC/DC Converter with Fast Load Transient Response and Security Improvement Xingye Liu, Paul Ampadu	124
Towards Hardware Trojan Resilient Design of Convolutional Neural Networks Peiyao Sun, Basel Halak, Tomasz Kazmierski	130
Cardinality Constrained Portfolio Optimization on an Ising Machine Matthieu Parizy, Przemyslaw Sadowski, Nozomu Togawa	136
CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL Ahmad Al-zoubi, Gianluca Martino, Fin H Bahnsen, Jun Zhu, Holger Schlarb, Goerschwin Fey	142
Accurate Estimation of the CNN Inference Cost for TinyML Devices Thomas Garbay, Khalil Hachicha, Petr Dobias, Wilfried Dron, Pedro Lusich, Imane Khalis, Andrea Pinna, Bertrand Granado	148
Modeling Attacks Resilient Multiple PUF-CPRNG Architecture Design Methodology Dheeraj Agshare, Pabitra Das, Kiran Kumar A, Srisubha Kalanadhabhatta, Amit Acharyya	154
Runtime Adaptive Cache Checkpointing for RISC Multi-Core Processors Fabian Kempf, Julian Hoefer, Fabian Kreß, Tim Hotfilter, Tanja Harbaum, Juergen Becker	160

Energy-Efficient Black Hole Router Detection in Network-On-Chip Luka Daoud, Nader Rafla	166
Performance Evaluation of High Bandwidth Memory for HPC Workloads Amit Kumar Kabat, Shubhang Pandey, Venkatesh Tiruchirai Gopalakrishnan	172
Securing Microservices Against Password Guess Attacks Using Hardware Performance Counters Sai Praveen Kadiyala, Xiaolan Li, Wonjun Lee, Andrew Catlin	178
MSIM: A Highly Parallel Near-Memory Accelerator for MinHash Sketch Aman Sinha, Jhih-Yong Mai, Bo-Cheng Lai	184
Cache-Locality Based Adaptive Warp Scheduling for Neural Network Acceleration on GPGPUs Weiming Hu, Yi Zhou, Ying Quan, Roger Wang, Xin Lou	190
I/O Constraints Optimization Using Machine Learning C Lekshmi, Anmol Khatri, Sourav Saha, Shivangi Gupta, Raj Yadav, Rakshit Bazaz	196
Automated Deep Learning Platform for Accelerated Analog Circuit Design Rahul Dutta, Ashish James, Raju Salahuddin, Yong-Joon Jeon, Chuan Sheng Foo, Kevin Chai Tshun Chuan	202
A General Algorithm for Loop-Gain and TDC-Resolution Optimization in an ADPLL with a 2-Bit TDC Phase Detector Abdelrahman G Habib, Mohamed Dessouky	207
A Duty Cycle Error Reduction with 1-Point Calibration Achieving 0.017UI in 7.2Gbps HBM3 DRAM Data Read Javed S Gaggatur	213
Quantum Key Distribution Post-Processing: A Heterogeneous Computing Perspective He Li, Adrian Wonfor, Amanda Weerasinghe, Muataz Alhussein, Yupeng Gong, Richard Penty	219
A Novel Combined Correlation Power Analysis (CPA) Attack on Schoolbook Polynomial Multiplication in Lattice-Based Cryptosystems Chuanchao Lu, Yijun Cui, Ayesha Khalid, Chongyan Gu, Chenghua Wang, Weiqiang Liu	225
In-Depth Analysis of the Effects of Electromagnetic Fault Injection Attack on a 32-Bit MCU	231
Jinteng Jiao, He Li, Fengyan Zhao, Chengdong Qian, Qiang Liu	
Inconspicuous Data Augmentation Based Backdoor Attack on Deep Neural Networks  Chaptui Yu. Wanya Liu. Yuo Zhong, Si Wang, Chip Hong Chapt	237
Chaohui Xu, Wenye Liu, Yue Zheng, Si Wang, Chip-Hong Chang	

DPReDO: Dynamic Partial Reconfiguration Enabled Design Obfuscation for FPGA Security	243
Sandeep Sunkavilli, Nishanth Chennagouni, Qiaoyan Yu	
A Stochastic Coding Method of EEG Signals for Sleep Stage Classification Guangxian Zhu, Huijia Wang, Yirong Kan, Zheng Chen, Ming Huang, Md. Altaf-Ul- Amin, Naoaki Ono, Shigehiko Kanaya, Renyuan Zhang, Yasuhiko Nakashima	249
Non-Deterministic Quantization for mmWave Beam Prediction Haohui Jia, Na Chen, Renyuan Zhang, Minoru Okada	255
Application and Evaluation of Quantization for Narrow Bit-Width Resampling of Sequential Monte Carlo  Hiroki Nishimoto, Renyuan Zhang, Yasuhiko Nakashima	261
Design and Implementation of Stochastic Neural Networks Using Superconductor Quantum-Flux-Parametron Devices Olivia Chen, Yanzhi Wang, Renyuan Zhang, Nobuyuki Yoshikawa	267
GAND-Nets: Training Deep Spiking Neural Networks with Ternary Weights Man Wu, Yirong Kan, Renyuan Zhang, Yasuhiko Nakashima	273
Overhead-Aware Schedule Synthesis for Logical Execution Time (LET) in Automotive Systems  Erjola Lalo, Andreas Sailer, Christian Siemers, Juergen Mottok	279
Hypervisor-Based Target Deployment Strategies for Time Predictability in Model-Based Development  Florian Schade, Tobias Dörr, Jürgen Becker	285
Towards Automating a Software-Centered Development Process That  Considers Timing Properties  Raphael Weber, Nico Adler, Thomas Wilhelm, Andreas Sailer, Clemens Reichmann	287
Implementation and Evaluation of Deep Neural Networks in Commercially Available Processing in Memory Hardware Prangon Das, Purab Ranjan Sutradhar, Mark Indovina, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly	293
Hardware Oriented Strip-Wise Optimization (HOSO) Framework for Efficient Deep Neural Network	299
Xiaotian Ma, Kevin Han, Yucheng Yang, Ronald F. DeMara, Yu Bai	
RRAM-Based Neural Radiance Field Processor  Yueyang Zheng, Chaolin Rao, Haochuan Wan, Yuliang Zhou, Pingqiang Zhou, Jingyi Yu, Xin Lou	305

An Efficient FPGA Accelerator for Point Cloud Zilun Wang, Wendong Mao, Peixiang Yang, Zhongfeng Wang, Jun Lin	310
A Versatile & Adjustable 400 Node CMOS Oscillator Based Ising Machine to Investigate and Optimize the Internal Computing Principle  Markus Graber, Klaus Hofmann	316
Virtual Platform Acceleration Through Userspace Host Execution Lukas Juenger, Antonios Salios, Peter Blöcher, Rainer Leupers	322
In-Network Accumulation: Extending the Role of NoC for DNN Acceleration Binayak Tiwari, Mei Yang, Xiaohang Wang, Yingtao Jiang	328
Extended Abstracts:	
"High Five": Arm's First 5nm Silicon in Flip-Chip! Pragya Laad	334
The Case for SoC in Future Radio Astronomy Omar A. Yeste Ojeda, Nolan Denman, Stephen Wunduke	336
Divided by Designs, United by Flow- Uniquified, Modular and Automated Approach to Improve Design Efficiency Pragya Laad, Olivier Rizzo	338