

2022 ACM/IEEE 4th Workshop on Machine Learning for CAD (MLCAD 2022)

**Snowbird, Utah, USA
12 – 13 September 2022**



**IEEE Catalog Number: CFP22V28-POD
ISBN: 978-1-6654-9730-5**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP22V28-POD |
| ISBN (Print-On-Demand): | 978-1-6654-9730-5 |
| ISBN (Online): | 978-1-6654-9729-9 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

2022 ACM/IEEE Workshop on Machine Learning for CAD Organization.....viii

Session 1: Physical Design and Optimization with ML

- **Placement Optimization via PPA-Directed Graph Clustering** 1
Yi-Chen Lu (*Georgia Institute of Technology*), Tian Yang (*Nvidia*),
Sung Kyu Lim (*Georgia Institute of Technology*), Haoxing Ren (*Nvidia*)
- **From Global Route to Detailed Route: ML for Fast and Accurate Wire Parasitics and Timing Prediction** 7
Vidya A. Chhabria (*University of Minnesota*), Wenjing Jiang (*University of Minnesota*),
Andrew B. Kahng (*University of California*), Sachin S. Sapatnekar (*University of Minnesota*)
- **Faster FPGA Routing by Forecasting and Pre-Loading Congestion Information** 15
Umair Siddiqi (*King Fahd University of Petroleum and Minerals*), Timothy Martin (*University of Guelph*),
Sam Van Den Eijnden (*University of Guelph*), Ahmed Shamlı (*University of Guelph*),
Gary Grewal (*University of Guelph*), Sadiq Sait (*King Fahd University of Petroleum and Minerals*),
Shawki Areibi (*University of Guelph*)

Session 2: Machine Learning for Analog Design

- **Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards** 21
Yannick Uhlmann (*Reutlingen University*), Michael Essich (*Reutlingen University*),
Lennart Bramlage (*Reutlingen University*), Jürgen Scheible (*Reutlingen University*),
Cristóbal Curio (*Reutlingen University*)
- **LinEasyBO: Scalable Bayesian Optimization Approach for Analog Circuit Synthesis via One-Dimensional Subspaces** 27
Shuhan Zhang (*Fudan University & The University of Texas at Austin*), Fan Yang (*Fudan University*),
Changhao Yan (*Fudan University*), Dian Zhou (*The University of Texas at Dallas*), Xuan Zeng (*Fudan University*)
- **RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL** 35
Wei Shi (*The University of Texas at Austin*), Hanrui Wang (*Massachusetts Institute of Technology*),
Jiaqi Gu (*The University of Texas at Austin*), Mingjie Liu (*The University of Texas at Austin*),
David Z. Pan (*The University of Texas at Austin*), Song Han (*Massachusetts Institute of Technology*),
Nan Sun (*Tsinghua University & The University of Texas at Austin*)
- **Automatic Analog Schematic Diagram Generation based on Building Block Classification and Reinforcement Learning** 43
Hung-Yun Hsu (*National Yang Ming Chiao Tung University*),
Mark Po-Hung Lin (*National Yang Ming Chiao Tung University*)

Plenary I

- **The Changing Landscape of AI-driven System Optimization for Complex Combinatorial Optimization** 49
Somdeb Majumdar (*Intel*)

Invited Session I

- **AI Chips Built by AI – Promise or Reality? An Industry Perspective** 51
Thomas Andersen (*Synopsys, Inc*)
- **ML for Analog Design: Good Progress, but More to Do** 53
Borivoje Nikolić (*University of California, Berkeley*)

Session 3: Circuit Evaluation and Simulation with ML

- **SpeedER: A Supervised Encoder-Decoder Driven Engine for Effective Resistance Estimation of Power Delivery Networks** 55
Bing-Yue Wu (*National Taiwan University of Science and Technology*),
Shao-Yun Fang (*National Taiwan University of Science and Technology*),
Hsiang-Wen Chang (*Synopsys Taiwan Co., Ltd.*), Peter Wei (*Synopsys Taiwan Co., Ltd.*)
- **XT-PRAGGMA: Crosstalk Pessimism Reduction Achieved with GPU Gate-level Simulations and Machine Learning** 63
Vidya A. Chhabria (*University of Minnesota*), Ben Keller (*NVIDIA Corporation*),
Yanqing Zhang (*NVIDIA Corporation*), Sandeep Vollala (*NVIDIA Corporation*),
Sreedhar Pratty (*NVIDIA Corporation*), Haoxing Ren (*NVIDIA Corporation*),
Bruce Khailany (*NVIDIA Corporation*)
- **Fast Prediction of Dynamic IR-Drop Using Recurrent U-Net Architecture** 71
Yonghwi Kwon (*Korea Advanced Institute of Science and Technology*),
Youngsoo Shin (*Korea Advanced Institute of Science and Technology*)

Session 4: DRC, Test and Hotspot Detection using ML Methods

- **Efficient Design Rule Checking Script Generation via Key Information Extraction** 77
Binwu Zhu (*CUHK*), Xinyun Zhang (*CUHK*), Yibo Lin (*Peking University*),
Bei Yu (*CUHK*), Martin Wong (*CUHK*)
- **Scan Chain Clustering and Optimization with Constrained Clustering and Reinforcement Learning** 83
Naiju Karim Abdul (*IBM Systems*), George Antony (*IBM Systems*),
Rahul M. Rao (*IBM Systems*), Suriya T. Skariah (*IBM Systems*)
- **Autoencoder-Based Data Sampling for Machine Learning-Based Lithography Hotspot Detection** 91
Mohamed Tarek Ismail (*Siemens EDA & American University in Cairo*),
Hossam Sharara (*American University in Cairo*), Kareem Madkour (*Siemens EDA*),
Karim Seddik (*American University in Cairo*)

Session 5: Power and Thermal Evaluation with ML

- **Driving Early Physical Synthesis Exploration through End-of-Flow Total Power Prediction** 97
Yi-Chen Lu (*Georgia Institute of Technology*), Wei-Ting Chan (*Synopsys*),
Vishal Khandelwal (*Synopsys*), Sung Kyu Lim (*Georgia Institute of Technology*)
- **Towards Neural Hardware Search: Power Estimation of CNNs for GPGPUs with Dynamic Frequency Scaling** 103
Christopher A. Metz (*University of Bremen*), Mehran Goli (*University of Bremen/DFKI GmbH*),
Rolf Drechsler (*University of Bremen/DFKI GmbH*)
- **A Thermal Machine Learning Solver For Chip Simulation** 111
Rishikesh Ranade (*Ansys Inc*), Haiyang He (*Ansys Inc*), Jay Pathak (*Ansys Inc*),
Norman Chang (*Ansys Inc*), Akhilesh Kumar (*Ansys Inc*), Jimin Wen (*Ansys Inc*)

Session 6: Performance Prediction with ML Models and Algorithms

- **Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms** 119
Hadi Esmaeilzadeh (*University of California, San Diego*), Soroush Ghodrati (*University of California, San Diego*),
Andrew B. Kahng (*University of California, San Diego*), Joon Kyung Kim (*University of California, San Diego*),
Sean Kinzer (*University of California, San Diego*), Sayak Kundu (*University of California, San Diego*),
Rohan Mahapatra (*University of California, San Diego*), Susmita Dey Manasi (*University of Minnesota*),
Sachin S. Sapatnekar (*University of Minnesota*), Zhiang Wang (*University of California, San Diego*),
Ziqing Zeng (*University of Minnesota*)

- **Graph Representation Learning for Gate Arrival Time Prediction** 127
Pratik Shrestha (*Drexel University*), Saran Phatharodom (*Drexel University*),
Ioannis Savidis (*Drexel University*)

- **A Tale of EDA's Long Tail: Long-Tailed Distribution Learning for Electronic Design Automation** 135
Zixuan Jiang (*The University of Texas at Austin*), Mingjie Liu (*The University of Texas at Austin*),
Zizheng Guo (*Peking University*), Shuhan Zhang (*The University of Texas at Austin*),
Yibo Lin (*Peking University*), David Pan (*The University of Texas at Austin*)

Plenary II

- **Industrial Experience with Open-Source EDA Tools** 143
Christian Lück (*Infineon Technologies AG*), Daniela Sánchez Lopera (*Infineon Technologies AG*),
Sven Wenzek (*EPOS Embedded Core & Power Systems*), Wolfgang Ecker (*Infineon Technologies AG*)

Session 7: ML Models for Analog Design and Optimization

- **Invertible Neural Networks for Design of Broadband Active Mixers**..... 145
Oluwaseyi Akinwande (*Georgia Institute of Technology*), Osama Waqar Bhatti (*Georgia Institute of Technology*),
Xingchen Li (*Georgia Institute of Technology*), Madhavan Swaminathan (*Georgia Institute of Technology*)

- **High Dimensional Optimization for Electronic Design** 153
Yuejiang Wen (*North Carolina State University*), Jacob Dean (*North Carolina State University*),
Brian A. Floyd (*North Carolina State University*), Paul D. Franzon (*North Carolina State University*)

- **Transfer of Performance Models Across Analog Circuit Topologies with Graph Neural Networks** 159
Zhengfeng Wu (*Drexel University*), Ioannis Savidis (*Drexel University*)

- **RxGAN: Modeling High-Speed Receiver through Generative Adversarial Networks** 167
Priyank Kashyap (*North Carolina State University*), Archit Gajjar (*North Carolina State University*),
Yongjin Choi (*Hewlett Packard Enterprise*), Chau-Wai Wong (*North Carolina State University*),
Dror Baron (*North Carolina State University*), Tianfu Wu (*North Carolina State University*),
Chris Cheng (*Hewlett Packard Enterprise*), Paul Franzon (*North Carolina State University*)

- **Author Index** 173