

# **2022 IEEE 34th International Conference on Microelectronic Test Structures (ICMTS 2022)**

**Cleveland, Ohio, USA  
21 – 23 March 2022**



**IEEE Catalog Number: CFP22MTS-POD  
ISBN: 978-1-6654-8567-8**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22MTS-POD
ISBN (Print-On-Demand):	978-1-6654-8567-8
ISBN (Online):	978-1-6654-8566-1
ISSN:	1071-9032

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

<b>Session 1: Process Characterization I</b>		Page
1.1	Homogeneous Ring Oscillator with Staggered Layout for Gate-level Delay Characterization <i>Misaki Udo, Mahfuzul Islam, and Hidetoshi Onodera</i>	3
1.2	Test Structures for Characterising the Fabrication of Miniature Reference Electrodes <i>C. Dunare, S. Zhang, J.R.K. Marland, A. Tsiamis, P. Sullivan, I. Underwood, J.G. Terry, A.J. Walton, and S. Smith</i>	9
1.3	Design of Low-Cost Test Structures for Measuring Within-Die Process Skew Variations <i>Amitava Majumdar and Nui Chong</i>	15
1.4	Combined Machine Learning Techniques For Characteristics Classification and Threshold Voltage Extraction of Transistors <i>Husnu Murat Kocak, Jerome Mitard, and Ahmet Teoman Naskali</i>	21
<b>Session 2: RF</b>		Page
2.1	S-parameter Measurement and EM simulation of Electronic Devices towards THz frequency range <i>Chandan Yadav, Sebastien Fregonese, Marina Deng, Marco Cabbia, Magali De Matos, and Thomas Zimmer</i>	32
2.2	300-GHz Back-Radiation On-Chip-Antenna Measurement with Electromagnetic-Wave-Absorption Sheet <i>Sangyeop Lee, Kosuke Katayama, Kyoya Takano, Masao Fujita, Masayuki Toyoda, Shinsuke Hara, Issei Watanabe, Akifumi Kasamatsu, Shuhei Amakawa, Takeshi Yoshida, and Minoru Fujishima</i>	36
2.3	Modeling and Verification of Millimeter-Wave nMOSFET up to 50 GHz in 180 nm CMOS Technology <i>Koki Sekine, Kyoya Takano, and Yohtaro Umeda</i>	41
2.4	Optimal test structures for the characterization of integrated transformers at mm-wave frequencies using the open/thru de-embedding technique <i>Mario Lauritano and Peter Baumgartner</i>	45

<b>Session 3: Reliability</b>		Page
3.1	Two-pads per electrode in-situ test structure for micron-scale flip-chip bonding reliability of chip-on-chip device <i>Yussuke Ebihara, Ayako Mizushima, Takashi Yoda, Kenji Hirakawa, Masayuki Iwase, Munehiro Ogasawara, Akio Higo, Yukinori Ochiai, and Yoshio Mita</i>	51
3.2	Characterizing Aging Degradation of Integrated Circuits with a Versatile Custom Array of Reliability Test Structures <i>A. Santana-Andreo, P. Martin-Lloret, E. Roca, R. Castro-Lopez, and F.V. Fernandez</i>	56
3.3	Utilization of Poly Heater Test Structures in the Characterization of Bias Temperature Instability <i>Yu-Hsing Cheng, Michael Cook, and Derryl Allman</i>	62
<b>Session 4: Process Characterization II</b>		Page
4.1	Layout-Dependent Vertical and In-Plane Leakage Current Reduction of Organic Thin-Film Transistors by Layer Contact Restriction <i>Kunihiro Oshima, Kazunori Kuribara, and Takashi Sato</i>	71
4.2	Temperature Characterizations of Multi-Unit and Multi-finger Dependencies on AlGaIn/GaN Ridge HEMTs <i>Hitoshi Aoki, Naotaka Kuroda, Atsushi Yamaguchi, and Ken Nakahara</i>	77
4.3	Single Device MOSFET Series Resistance Extraction Methods: Comparison Between Newer and Older <i>Kiyoshi Takeuchi, Tomoko Mizutani, Takuya Saraya, Masaharu Kobayashi, and Toshiro Hiramoto</i>	82
<b>Session 5: Memory</b>		Page
5.1	Embedded measurement of the SET switching time of RRAM memory cells <i>F. Jebali, E. Muhr, M. Alayan, M.C. Faye, D. Querlioz, F. Andrieu, E. Vianello, G. Molas, M. Bocquet, and J.M. Portal</i>	88
5.2	Statistical Modeling of SRAM PUF Cell Mismatch Shift Distribution After Hot Carrier Injection Burn-In <i>Kunyang Liu, Kiyoshi Takeuchi, and Hirofumi Shinohara</i>	93
5.3	SuperCAST: a full free adressable memory array <i>Vincenzo Marca, Julien Guilleau-Tavernier, Pierre Laine, Franck Melul, Marc Bocquet, Thibault Kempf, Loic Welter, Jean-Michel Moragues, Arnaud Regnier and Jean-Michel Portal</i>	97
5.4	CMOS Platform TEG for Development of High Performance Synaptic Devices <i>Yeong-Jin An, Seong-Hyun Kim, Ki-Woo Song, Hyun-Jin Shin, Tae-Gyu Ryu, Sunil-Babu Eadi, Hyuk-Min Kwon, and Hi-Deok Lee</i>	101

<b>Session 6: Materials Characterization</b>		Page
6.1	An Evaluation for Quality Inspection of Epitaxial Layer and Heavily-doped 4H-SiC Substrate by Simple Schottky Barrier Diode and MOS Capacitor <i>Kuan-Wei Chu, Chun-Wei Tseng, Bing-Yue Tsui, Yew-Chung Sermon Wu, Cheng-Juei Yang and Chuck Hsu</i>	107
6.2	Application of a Test Structure for Minimising Seed Layer Thickness of Electroplated Ferromagnetic Films <i>A.W.S. Ross, C.M. Dover, S. Smith, J.G. Terry, A.R. Mount, and A.J. Walton</i>	111
6.3	Test Measurements for Differentiating Polarization Switching from Charge Trapping in Ferroelectric FETs <i>Shan Deng, Kai Ni, and Santosh Kurinec</i>	115
<b>Session 7: Yield</b>		Page
7.1	DFI Filler Cells - New Embedded Type of Test Structures for Non-Contact Detection of Electrical Defects on Product Wafers <i>Tomasz Brozek, Stephen Lam, Christopher Hess, Larg Weiland, Matthew Moe, Xumin (William) Shen, John Chen, Indranil De, and Marcin Strojwas</i>	121
7.2	Contact Fail Monitoring with an Epi Resistance Test Structure for 7nm FinFET Product <i>C.H. Lee, B.W. Jeong*, S. Wu, M. Kim*, X. Chen, K. Onishi, C. Manya, L. Anastos, J. Sim, M. Angyal</i>	127
<b>Session 8: Test</b>		Page
8.1	Issues and advances in rapid Quasi-Static CV for high throughput semiconductor process monitoring <i>Michael Herman, Daniel Jang, Mark Nagel, and Ben Morris</i>	132
8.2	Procedure for Controlling Pad Scrub During High-Temperature Wafer Probing <i>Donald Hall, Brad Smith, Dan Pechonis, Mike Nelson, and Garrett Tranquillo</i>	138

<b>Session 9: Device Characterization</b>		Page
9.1	dGPLVM: A Nonparametric Device Model for Statistical Circuit Simulation <i>Kyohei Shimozato, and Takashi Sato</i>	143
9.2	Checks on temperature during on-wafer I-V characterization of Si diodes made with 2-D interfacial layers <i>J. van Zoeren and L.K. Nanver</i>	149
9.3	Characterization and Monitoring Platform for Single-Photon Avalanche Diodes in the Development of a Photon-to-Digital Converter Technology <i>Samuel Parent, Frédéric Vachon, Valérie Gauthier, Alexandre Paquette, Jacob Deschamps, Tommy Rossignol, Philippe Arsenault, Caroline Paulin, Joël Lemay, Nicolas Roy, Maxime Côté, Denis Dupont, Stéphane Martel, Henri Dautet, Serge A. Charlebois, and Jean-François Pratte</i>	155
 <b>Session 10: Novel Device Characterization</b>		
<b>Session 10: Novel Device Characterization</b>		Page
10.1	Test Structure of Bi-stable Spring towards TopoMEMS Ising Machine <i>Yoshio Mita, Motohiko Ezawa, Keigo Tsuji, Eric Lebrasseur, Tomoki Sawamura, Shinji Tsuboi, Ayako Mizushima, Yukinori Ochiai and Akio Higo</i>	161
10.2	A two-step parameter extraction methodology for graphene field-effect transistors <i>Kjell Jeppson</i>	165
10.3	On-Chip Nano Pulse Test Element Group for Analysis of Synaptic Devices <i>Tae-Gyu Ryu, Seong-Hyun Kim, Ki-Woo Song, Hyun-Jin Shin, Yeong-Jin An, Sunil-Babu Eadi, Hyuk-Min Kwon, and Hi-Deok Lee</i>	171
10.4	Introduction of a Reset MOSFET to Mitigate the Influence of Ionic Movement in Perovskite MOSFET Photodetector Measurements <i>Jinbo Liu, Ross Haroldson, Grigorii Verkhogliadov, Dayang Lin, Qing Gu, Anvar A Zakhidov, Walter Hu, and Chadwin Young</i>	174
 <b>Author Index</b>		 178