

# **2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI 2022)**

**Virtual Symposium  
22-26 August 2022**



**IEEE Catalog Number: CFP22237-POD  
ISBN: 978-1-6654-8129-8**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22237-POD
ISBN (Print-On-Demand):	978-1-6654-8129-8
ISBN (Online):	978-1-6654-8128-1

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

Improving Soft Error Robustness of Full Adder Circuits with Decoupling Cell and Transistor Sizing.....	1
<i>Rafael N. M. Oliveira, Fábio G. R. G. Da Silva, Ricardo Reis, Rafael B. Schvitz, Cristina Meinhardt</i>	
A 0.55-V Oscillator with Improved Stability Against Temperature and Supply-Voltage Variations .....	7
<i>Jader A. De Lima</i>	
Comparative Analysis of Hardware Implementations of a Convolutional Neural Network .....	13
<i>Gabriel Henrique Eisenkraemer, Leonardo Londero De Oliveira, Everton Alceu Carara</i>	
Circuit Reliability Analysis with Considerations of Aging Effect .....	19
<i>Suoyue Zhan, Chunhong Chen</i>	
Deep Neural Network Feasibility using Analog Spiking Neurons .....	24
<i>Thomas Soupizet, Zalfa Jouni, Joao Frischenbruder Sulzbach, Aziz Benlarbi-Delai, Pietro M. Ferreira</i>	
1.2 nW Neuromorphic Enhanced Wake-Up Radio .....	30
<i>Zalfa Jouni, Thomas Soupizet, Siqi Wang, Aziz Benlarbi-Delai, Pietro M. Ferreira</i>	
Hardware Design for the Separable Symmetric Normalized Wiener Filter of the AV1 Decoder .....	36
<i>Roberta Palau, Wagner Penny, Jones Goebel, Eduardo Zummach, Guilherme Corrêa, Marcelo Porto, Luciano Agostini</i>	
A Flexible and Energy-Efficient BLAKE-256/2s Co-Processor for Blockchain-Based IoT Applications.....	42
<i>Pham Hoai Luan, Thi Hong Tran, Vu Trung Duong Le, Yasuhiko Nakashima</i>	
Exploring Machine Learning for Electrical Behavior Prediction: The CMOS Inverter Case Study .....	48
<i>Gabriel Lima Jacinto, Lucas Yuki Imamura, Mateus Grellert, Cristina Meinhardt</i>	
Integrating Machine-Learning Probes into the VTR FPGA Design Flow.....	54
<i>T. Martin, C. Barnes, G. Grewal, S. Areibi</i>	
Secure Communication with Peripherals in NoC-Based Many-Cores .....	60
<i>Rafael Follmann Faccenda, Gustavo Comarú, Luciano Lores Caimi, Fernando Gehm Moraes</i>	
A Design Procedure for Sizing Comparators in Active Rectifiers using $g_m/I_D$ Technique.....	66
<i>Andrea Ballo, Alfio Dario Grasso, Marco Privitera</i>	
CSIP: A Compact Scrypt IP Design with Single PBKDF2 Core for Blockchain Mining .....	72
<i>Vu Trung Duong Le, Pham Hoai Luan, Thi Hong Tran, Yasuhiko Nakashima</i>	
Conversion Time-Power Tradeoff in Capacitance-To-Digital Converters with Dual-Mode Logic .....	78
<i>Orazio Aiello, Paolo Crovetti, Massimo Alioto</i>	
Low Noise Broadband Amplifier for Breast Cancer System.....	83
<i>Leonardo Rodrigues Leopoldo, Wilhelmus A. M. Van Noije</i>	
An All-Digital Programmable Current-Limited Discharge Circuitry for a Safe Electrical Stimulation .....	88
<i>Reza Ranjandish</i>	

Protecting SRAM PUF from BTI Aging-Based Cloning Attack.....	92
<i>Shengyu Duan, Gaole Sai</i>	
Miniaturized Sign-Magnitude Stochastic-Binary FIR Filter Architecture with Enhanced Accuracy.....	98
<i>Gayas Mohiuddin Sayed, Matthias Kuhl</i>	
Energy-Efficient Forwarding Routing Algorithm with Bidirectional Link Quality Estimator for Wireless Sensor Networks.....	104
<i>Hugo Rodriguez, Jimmy Tarrillo</i>	
A Custom Interconnection multi-FPGA Framework for Distributed Processing Applications.....	110
<i>Carlos Salazar-García, Alfonso Chacón-Rodríguez, Renato Rimolo-Donadio, Ronny García-Ramírez, David Solórzano-Pacheco, Jeferson González-Gómez, Christos Strydis</i>	
A High-Level Model to Leverage NoC-Based Many-Core Research .....	116
<i>Iaçanã Ianiski Weber, Angelo Elias Dalzotto, Fernando Gehm Moraes</i>	
Digital Defect-Oriented Test Methodology for Flipped Voltage Follower Low Dropout (LDO) Voltage Regulators .....	122
<i>Marampally Saikiran, Mona Ganji, Degang Chen</i>	
A Time-Efficient Defect Simulation Framework for Analog and Mixed Signal (AMS) Circuits.....	128
<i>Marampally Saikiran, Mona Ganji, Degang Chen</i>	
Low-Frequency Non-Separable Transform Hardware System Design for the VVC Encoder .....	134
<i>Jones Goebel, Luciano Agostini, Bruno Zatt, Marcelo Porto</i>	
eSi-BTC: An Energy Efficient Bitcoin Mining Core .....	140
<i>Carlos Gewehr, Carlis Raupp, Julio Leão</i>	
Transistor Reordering for Electrical Improvement in CMOS Complex Gates.....	146
<i>Marcello M. Muñoz, Henrique Kessler, Marcelo Porto, Vinícius V. Camargo</i>	
Limits for Low Supply Voltage Operation of a 5 GHz VCO to Drive a 4-Path Mixer .....	152
<i>Mariana Siniscalchi, Carlos Galup-Montoro, Sylvain Bourdel, Fernando Silveira</i>	
Direction-Based Fast Mode Decision and Hardware Design for the AV1 Intra Prediction .....	157
<i>Marcel Corrêa, Daniel Palomino, Guilherme Corrêa, Luciano Agostini</i>	
On the Benefits of Collaborative Thread Throttling and HLS-Versioning in CPU-FPGA Environments.....	163
<i>Tiago Knorst, Guilherme Korol, Michael Guilherme Jordan, Julio Costella Vicenzi, Arthur Lorenzon, Mateus Beck Rutzig, Antonio Carlos Schneider Beck</i>	
Thermal-Aware Thread and Turbo Frequency Throttling Optimization for Parallel Applications .....	169
<i>Sandro M. Marques, Fábio D. Rossi, Marcelo C. Luizelli, Antonio Carlos S. Beck, Arthur F. Lorenzon</i>	
High-Throughput Multifilter VLSI Design for the AV1 Fractional Motion Estimation .....	175
<i>Daiane Freitas, Bruna Nagai, Mateus Grellert, Cláudio M. Diniz, Guilherme Correa</i>	
A Study of Motion Coding Schemes for Learned Video Compression.....	181
<i>Peng-Yu Chen, Chih-Hsuan Lin, Wen-Hsiao Peng</i>	
Methodology for an Early Exploration of Embedded Systems using Portable Test and Stimulus Standard.....	187
<i>Frederik Kautz, Holger Blume, Christian Sauer</i>	

Design-Time Analysis of Real-Time Traffic for Networks-On-Chip using Constraint Models .....	193
<i>Anderson R. P. Domingues, Sergio Johann Filho, Alexandre De M. Amory, Fernando Gehm Moraes</i>	
Enhancing an Asynchronous Circuit Design Flow to Support Complex Digital System Design.....	199
<i>Marcos Luiggi Lemos Sartori, Willian Analdo Nunes, Ney Laert Vilar Calazans</i>	
A 0.3 to 5-MHz Low-Voltage Digitally-Controlled Oscillator for Energy Harvesting Applications.....	205
<i>Luis Felipe Machado Dutra, Alessandro G. Girardi, Lucas Compassi-Severo</i>	
High-Level Design of a 14-Bit Continuous-Time Sigma-Delta Modulator with FIR DAC for Low-Voltage Audio Devices.....	211
<i>Matheus Cortez, Alessandro G. Girardi, Paulo César C. De Aguirre</i>	
Error Resilience Evaluation of Approximate Storage in the Intra Prediction of VVC Decoders .....	217
<i>Matheus Isquierdo, Renira Soares, Felipe Sampaio, Bruno Zatt, Daniel Palomino</i>	
Time Assisted SAR ADC with Bit-Guess and Digital Error Correction .....	223
<i>Bruno Canal, Hamilton D. Klimach, Sergio Bampi, Tiago R. Balen</i>	
An UHD 4K@60fps Dual Self-Guided Filter Targeting the AV1 Decoder.....	229
<i>Roberta Palau, Jones Goebel, Eduardo Zummach, Ramiro Viana, Marcel Correa, Guilherme Corrêa, Marcelo Porto, Luciano Agostini</i>	
A Virtual Board Approach for Prototyping and Teaching Digital Design .....	235
<i>Alcides S. Costa, Leonardo Droles Silveira, Andre I. Reis</i>	
A Distributed Embedded Systems IoT Platform and Associated Services Supporting Shopping Cart for Disabled People .....	241
<i>Konstantinos Antonopoulos, Dimitris Karadimas, Alexandros Spournias, Christos Panagiotou, Ignantios Fwtiou, Ioannis Symeonidis, Christos Antonopoulos, Michael Hübner, Nikolaos Voros</i>	
PANACA: An Open-Source Configurable Network-On-Chip Simulation Platform .....	247
<i>Julian Haase, Alexander Groß, Maximilian Feichter, Diana Göhringer</i>	
Designing a 9.3 $\mu$ W Low-Power Time-To-Digital Converter (TDC) for a Time Assisted SAR ADC .....	253
<i>Rodrigo N. Wuerdig, Bruno Canal, Tiago R. Balen, Sergio Bampi</i>	
Edge GPU Based on an FPGA Overlay Architecture using PYNQ .....	259
<i>Hector Gerardo Muñoz Hernandez, Florian Fricke, Muhammed Al Kadi, Marc Reichenbach, Michael Hübner</i>	
Reliability by Design: Avoiding Migration-Induced Failure in IC Interconnects .....	265
<i>Susann Rothe, Jens Lienig</i>	
Advanced Thermal Management using Approximate Computing and On-Chip Thermoelectric Cooling.....	271
<i>Hammam Kattan, Hussam Amrouch</i>	

## Author Index