

**2022 35th International Conference
on VLSI Design (VLSID 2022) and
2022 21st International Conference
on Embedded Systems (ES 2022)**

**Virtual Conference
26 February – 2 March 2022**



IEEE Catalog Number: CFP22041-POD
ISBN: 978-1-6654-9661-2

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22041-POD
ISBN (Print-On-Demand):	978-1-6654-9661-2
ISBN (Online):	978-1-6654-8505-0
ISSN:	1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID) **VLSID 2022**

Table of Contents

Message from the General Co-Chairs	xiii
Message from the Organizing Chairs	xiv
Message from the Technical Program Chairs	xv
Message from the Steering Committee Chairs	xvi
Message from the Publication Chairs	xvii
VLSI Design Conference Steering Committee	xviii
VLSID & ES 2022 Organizing Committee	xix
Technical Program Committee Members	xxviii
Best Paper Awards	xxxiii

Session 1A: Analog and Mixed Signal

A 5-Gb/s PAM4 Voltage Mode Transmitter with Current Mode Continuous Time Linear Equalizer ... 1 <i>Shraman Mukherjee (Texas Instruments India, India), Sumantra Seth (Texas Instruments India, India), and Saurabh Saxena (Indian Institute of Technology Madras, India)</i>	
A 0.009mm ² , 0-230mA Wide-Range Load Current Output Capacitor-Less Low Dropout Regulator with for High Bandwidth Memory Parallel Ios 6 <i>Javed S Gaggatur (Intel, India), Miryala Chandrashekhar (Intel, India), and Komal Deshmukh (Intel, India)</i>	

Session 1B: Embedded Systems

A PC Based Ultrasound Back-End Signal Processor Using Intel® Performance Primitives 11 <i>Jayaraj U Kidav (NIELIT Calicut), Akula Sri Rama Pavan (NIELIT Calicut), Rajesh M (NIELIT Calicut), and Navin Kumar W (NIELIT Calicut)</i>	
---	--

Power and Energy Safe Real-Time Multi-Core Task Scheduling	16
<i>Kalyan Baital (National Institute of Electronics and Information Technology, India), Stefan Holst (Kyushu Institute of Technology, Japan), Amlan Chakrabarti (University of Calcutta, India), Xiaoqing Wen (Kyushu Institute of Technology, Japan), and Biswadeep Chatterjee (EPG SIE Structural Design, Intel Tech India, India)</i>	

Session 1C: Electronics Design Automation

Equivalence Checking of Non-Binary Combinational Netlist	22
<i>Aditi Singh (Indian Institute of Technology, India)</i>	
Dynamic Variable Ordering during Algebraic Backward Rewriting for Formal Verification of Multipliers	28
<i>Jitendra Kumar (Jawaharlal Nehru University, India) and Asutosh Srivastava (Jawaharlal Nehru University, India)</i>	

Session 2A: Analog and Mixed Signal

A 180-Degree Phase Shift Biasing Technique for Realizing High PSRR in Low Power Temperature Sensors	33
<i>Arpan Jain (International Institute of Information Technology, Hyderabad (IIIT-H), India), Abhishek Pallela (International Institute of Information Technology, Hyderabad (IIIT-H), India), Ashfakh Ali (International Institute of Information Technology, Hyderabad (IIIT-H), India), and Zia Abbas (International Institute of Information Technology, Hyderabad (IIIT-H), India)</i>	
A Real Time Multi-bit DAC Mismatch Estimation & Correction Technique for Wideband Continuous Time Sigma Delta Modulators	39
<i>Ankur Bal (STMicroelectronics, India), Sharad Gupta (STMicroelectronics, India), and Rupesh Singh (STMicroelectronics, India)</i>	
A 10 Gb/s On-Chip Jitter Measurement Circuit Based on Transition Region Scanning Method	44
<i>Santunu Sarangi (Indian Institute of Technology Kharagpur), Indranil Som (Indian Institute of Technology Kharagpur), and T K Bhattacharyya (Indian Institute of Technology Kharagpur)</i>	

Session 2B: Embedded Systems

Customizable Head-Mounted Device for Detection of Eye Disorders Using Virtual Reality	50
<i>Y Pawankumar Gururaj (CVEST, IIIT Hyderabad, India), Sai Anirudh Karre (SERC, IIIT Hyderabad, India), Raghav Mittal (SERC, IIIT Hyderabad, India), Y Raghav Reddy (SERC, IIIT Hyderabad, India), and Syed Azeemuddin (CVEST, IIIT Hyderabad, India)</i>	
Energy Aware Dynamic Load Balancer for Embedded Multi-Core Systems	56
<i>Sachin Ramesh Pundkar (Samsung Electronics, India), Surajit Pradeep Karmakar (Samsung Electronics, India), Samir Kumar Mishra (Samsung Electronics, India), Surendra Singh (Samsung Electronics, India), and Tushar Vrind (Samsung Electronics, India)</i>	

Energy Optimized Non-Preemptive Scheduling of Real-Time Tasks with Precedence and Reliability Constraints	62
<i>Niraj Kumar (Rajiv Gandhi Institute of Petroleum Technology Jais) and Arijit Mondal (Indian Institute of Technology Patna, India)</i>	

Session 2C: Electronics Design Automation

MLIR: Machine Learning Based IR Drop Prediction on ECO Revised Design for Faster Convergence	68
<i>Santanu Kundu (Intel Technology India Pvt. Ltd., SRR Campus, India), Manoranjan Prasad (Intel Technology India Pvt. Ltd., SRR Campus, India), Sashank Nishad (Intel Technology India Pvt. Ltd., SRR Campus, India), Sandeep Nachireddy (Intel Technology India Pvt. Ltd., SRR Campus, India), and Harikrishnan K. (Intel Technology India Pvt. Ltd., SRR Campus, India)</i>	
NanoLeak: A Fast Analytical Green's Function-Based Leakage-Aware Thermal Simulator	74
<i>Anjali Agrawal (IIT Delhi, India) and Smruti R. Sarangi (IIT Delhi, India)</i>	
Automated Debugger for Optimum Physical Clock Structure Targeting Minimal Latency	80
<i>Rushabh Shah (Digital Design Engineer, Intel), Krishna Agrawal (Digital Design Engineer, Intel), Anjaneyulu G (Design Automation Engineer, Intel), and Vishnu Bhaskari (Design Automation Engineer, Intel)</i>	

Session 3A: Architecture

Hardware Implementation of Network Interface Architecture for RISC-V Based NoC-MPSoC Framework	86
<i>Aparna Nair M K (BITS Pilani-Hyderabad Campus, India), Venkatesh Rajagopalan (BITS Pilani-Hyderabad Campus, India), Police Manoj Kumar Reddy (BITS Pilani-Hyderabad Campus, India), Abijith Y.L. (BITS Pilani-Hyderabad Campus, India), and Soumya J (BITS Pilani-Hyderabad Campus, India)</i>	
Scalable Hybrid Cache Coherence Using Emerging Links for Chiplet Architectures	92
<i>Sri Harsha Gade (Arm Ltd., India), Mitali Sinha (IIIT Delhi, India), Madhur Kumar (IIIT Delhi, India), and Sujay Deb (IIIT Delhi, India)</i>	
Novel Circuit Architecture for Configurable eDP and MIPI DPHY IO	98
<i>Sunil Kumar C R (missing), Aruna Kumar Lakya Srinivasamurthy (Intel India Pvt Ltd), and Sanjib Basu (Intel Technology India Pvt Ltd)</i>	
MAPPARAT: A Resource Constrained FPGA-Based Accelerator for Sparse-Dense Matrix Multiplication	102
<i>M. R. Ashuthosh (P.E.S. University, India), Santosh Krishna (P.E.S. University, India), Vishvas Sudarshan (P.E.S. University, India), Srinivasan Subramaniyan (P.E.S. University, India), and Madhura Purnaprajna (P.E.S. University, India)</i>	

Session 3B: Security and Safety

An Attack Resilient PUF-Based Authentication Mechanism for Distributed Systems	108
<i>Mohammad Ebrahimabadi (University of Maryland Baltimore County), Mohamed Younis (University of Maryland Baltimore County), Wassila Lalouani (University of Maryland Baltimore County), and Naghmeh Karimi (University of Maryland Baltimore County)</i>	
Static Malware Analysis Using ELF Features for Linux Based IoT Devices	114
<i>Akshara Ravi (Indian Institute of Technology, India) and Vivek Chaturvedi (Indian Institute of Technology, India)</i>	
HeapSafe: Securing Unprotected Heaps in RISC-V	120
<i>Asmit De (The Pennsylvania State University, University Park, USA) and Swaroop Ghosh (The Pennsylvania State University, University Park, USA)</i>	
SEVA: Structural Analysis Based Security Evaluation of Sequential Locking	126
<i>Abdulrahman Alaql (University of Florida), Aritra Dasgupta (University of Florida), Md Moshir Rahman (University of Florida), and Swarup Bhunia (University of Florida)</i>	

Session 3C: Electronics Design Automation

Tracking Coverage Artefacts for Periodic Signals Using Sequence-Based Abstractions	132
<i>Ayan Chakraborty (Indian Institute of Technology Kharagpur), Sayandeep Sanyal (Indian Institute of Technology Kharagpur), Pallab Dasgupta (Indian Institute of Technology Kharagpur), Aritra Hazra (Indian Institute of Technology Kharagpur), Scott Morrison (Texas Instruments, USA), Sudhakar Surendran (Texas Instruments (India) Pvt. Ltd.), and Lakshmanan Balasubramanian (Texas Instruments (India) Pvt. Ltd.)</i>	
Stitch-Avoiding Global Routing for Multiple E-Beam Lithography	138
<i>Kritanta Saha (Indian Statistical Institute, India), Sudipta Paul (University of Calcutta, India), Pritha Banerjee (University of Calcutta, India), and Susmita Sur-Kolay (Indian Statistical Institute, India)</i>	
Robust Estimation of FPGA Resources and Performance from CNN Models	144
<i>Pingakshya Goswami (The University of Texas at Dallas), Masoud Shahshahani (The University of Texas at Dallas), and Dinesh Bhatia (The University of Texas at Dallas)</i>	
Identifying Combination of Defects and Unknown Defects on Semiconductor Wafers Using Deep Learning and Hierarchical Reclustering	150
<i>Ankit Gupta (Samsung Semiconductor India Research and Development), Adrita Barari (Samsung Semiconductor India Research and Development), Damini Damini (Samsung Semiconductor India Research and Development), Keerthi Kiran Jagannathachar (Samsung Semiconductor India Research and Development), Seungwoo Lee (Samsung Electronics), Janghoon Oh (Samsung Electronics), Jungha Kim (Samsung Electronics), and Minjoo Kim (Samsung Electronics)</i>	
An Architectural Support for Digital Microfluidic Based Hot-Spot Free Computing	156
<i>Sumanta Pyne (Department of National Institute of Technology, India)</i>	

Session 4B: Artificial Intelligence & ML

Hardware Accelerator for Capsule Network Based Reinforcement Learning	162
<i>Dola Ram (Indian Institute of Science, India), Suraj Panwar (Indian Institute of Science, India), and Kuruvilla Varghese (Indian Institute of Science, India)</i>	
SCENIC: An Area and Energy-Efficient CNN-Based Hardware Accelerator for Discernable Classification of Brain Pathologies Using MRI	168
<i>Bodepu Sai Tirumala Naidu (SandLogic Technologies, India; Northeastern University, USA), Shreya Biswas (Jadavpur University, India; Northeastern University, USA), Rounak Chatterjee (Jadavpur University, India; Northeastern University, USA), Sayak Mandal (Jadavpur University, India), Srijan Pratihar (Jadavpur University, India), Ayan Chatterjee (Northeastern University, USA), Arnab Raha (Advanced Architecture Research, Intel Edge.AI, USA), Amitava Mukherjee (Amrita Vishwa Vidyapeetham, India; SUNY Polytechnic Institute, USA), and Janet Paluh (SUNY Polytechnic Institute, USA)</i>	
Mixed-8T: Energy-Efficient Configurable Mixed-V _T SRAM Design Techniques for Neural Networks	174
<i>Neelam Surana (IIT Gandhinagar, India), Pramod Kumar Bharti (IIT Gandhinagar, India), Bachu Varun Tej (IIT Gandhinagar, India), and Joyce Mekie (IIT Gandhinagar, India)</i>	
Towards a Fully Autonomous UAV Controller for Moving Platform Detection and Landing	180
<i>Michalis Piponidis (University of Cyprus, Cyprus), Panayiotis Aristodemou (University of Cyprus, Cyprus), and Theocharis Theocharides (University of Cyprus, Cyprus)</i>	

Session 4C: RF Circuits/Systems and Sensors

A 2.75-2.94 GHz Voltage Controlled Oscillator with Low Gain Variation for Quantum Sensing Applications	186
<i>Adithya S. Edakkadan (International Institute of Information Technology, Hyderabad), Kuntal Desai (Indian Institute of Technology Kanpur), and Abhishek Srivastava (IIIT Hyderabad)</i>	
A Low Phase Noise 30 GHz Oscillator Topology for Resonant-Fin-Transistors Based High-Q On-Chip Resonators in 14 nm Technology	192
<i>Abhishek Srivastava (Center for VLSI and Embedded Systems Technology (CVES), India), Baibhab Chatterjee (Purdue University, USA), Dana Weinstein (Purdue University, USA), and Shreyas Sen (Purdue University, USA)</i>	
Design Methodology of Low Phase Noise mmWave Oscillator with Partial Cancellation of Static Capacitance of High-Q On-Chip MEMS Resonator	198
<i>Ashish Papreja (Center for VLSI and Embedded Systems Technology (CVES), IIIT Hyderabad, India), Sresthavadhani Mantha (Center for VLSI and Embedded Systems Technology (CVES), IIIT Hyderabad, India), and Abhishek Srivastava (Center for VLSI and Embedded Systems Technology (CVES), IIIT Hyderabad, India)</i>	

An Event Driven Approximate Bio-Electrical Model Generating Surface Electromyography RMS Features	204
<i>Vinay K (Pennsylvania State University, USA), Vikas Vazhayil (NIMHANS, India), and Madhav Rao (IIIT-Bangalore, India)</i>	

Session 5A: Digital Design

Approximate Adders for Deep Neural Network Accelerators	210
<i>Raghuram S (M S Ramaiah Institute of Technology, India) and Shashank N (M S Ramaiah Institute of Technology, India)</i>	
40nm Ultra-Low Leakage SRAM with Embedded Sub-Threshold Analog Closed Loop System for Efficient Source Biasing of the Memory Array in Retention Mode	216
<i>Kedar Janardan Dhori (STMicroelectronics, India), Promod Kumar (STMicroelectronics, India), Christophe Lecocq (STMicroelectronics, Crolles, France), Pascal Urard (STMicroelectronics, Crolles, France), Olivier Callen (STMicroelectronics, Crolles, France), Florian Cacho (STMicroelectronics, Crolles, France), Maryline Parra (STMicroelectronics, Crolles, France), Prashant Pandey (STMicroelectronics, India), and Daniel Noblet (STMicroelectronics, Crolles, France)</i>	
Low Power and Area Efficient Approximate 2D-DCT Architecture for Wireless Capsule Endoscopy	222
<i>Vaibhavi Solanki (Sardar Vallabhbhai National Institute of Technology, India), Rahul Ranjan Kumar (Sardar Vallabhbhai National Institute of Technology, India), Praveen Ghagare (Sardar Vallabhbhai National Institute of Technology, India), and A. D. Darji (Sardar Vallabhbhai National Institute of Technology, India)</i>	
Retention Problem Free High Density 4T SRAM Cell with Adaptive Body Bias in 18nm FD-SOI	228
<i>Chandan Kumar (IIT Delhi, India), Rahul Kumar (IIIT Delhi, India), Anuj Grover (IIIT Delhi, India), Shouri Chatterjee (IIT Delhi, India), Kedar Janardan Dhori (ST Microelectronics Pvt. Ltd, India), and Harsh Rawat (ST Microelectronics Pvt. Ltd, India)</i>	

Session 5B: Test/Reliability and Power Electronics

Criticality Based Reliability from Rowhammer Attacks in Multi-User-Multi-FPGA Platform	234
<i>Krishnendu Guha (University of Florida, USA) and Amlan Chakrabarti (University of Calcutta, India)</i>	
Pulse-Width Modulation Technique for Generation of Multiple Analog Voltages for On-Chip Calibration	240
<i>Rajath Vasudevamurthy (B.M.S. College of Engineering, India)</i>	
Easily-Verifiable Design of Non-Scan Sequential Machines for Conformance Checking	246
<i>Habibur Rahaman (Indian Institute of Technology Kharagpur, India), Santanu Chattopadhyay (Indian Institute of Technology Kharagpur, India), Indranil Sengupta (Indian Institute of Technology Kharagpur, India), Debesh K. Das (Jadavpur University, India), and Bhargab B. Bhattacharya (Indian Institute of Technology Kharagpur, India)</i>	

Parasitic Interactions with Intermediate Substrates and Methods to Mitigate Their Impact: A Case Study in Voltage Protection ICs	252
<i>Srinivasa Prasad Soundararajan (Power Solutions Group, ONSEMI, India), Harry Gee (Power Solutions Group, ONSEMI, India), and Adam Whitworth (formerly of Power Solutions Group, ONSEMI, India)</i>	
A High Voltage Level Shifter for Automotive Buck Converter with a Fast Transient Response	257
<i>Anupama Deo (Indian Institute of Technology, Kharagpur, India), Ashis Maity (Indian Institute of Technology, Kharagpur, India), and Amit Patra (Indian Institute of Technology, Kharagpur, India)</i>	

Session 6A: Packaging & Emerging Technologies

A Soft RISC-V Vector Processor for Edge-AI	263
<i>V. Naveen Chander (Institute of Science) and Kuruvilla Varghese (Institute of Science)</i>	
Design of 8-bit Dadda Multiplier Using Gate Level Approximate 4:2 Compressor	269
<i>Kattekola Naresh (VNR VJIET, India), Y. Padma Sai (VNR VJIET, India), and Shubhankar Majumdar (NIT Meghalaya, India)</i>	
DeepQMLP: A Scalable Quantum-Classical Hybrid Deep Neural Network Architecture for Classification	275
<i>Mahabubul Alam (Penn State University) and Swaroop Ghosh (Penn State University)</i>	
Image Completion Using a Sparse Probabilistic Spin Logic Network	281
<i>Amina Haroon (Indraprastha Institute of Information Technology, India) and Sneh Saurabh (Indraprastha Institute of Information Technology, India)</i>	

Session 6B: Emerging Technologies and Devices

Threshold Voltage Modeling of Negative Capacitance Double Gate TFET	287
<i>Shikha U S (Cochin University of Science and Technology, India), Rekha K James (Cochin University of Science and Technology, India), Anju Pradeep (Cochin University of Science and Technology, India), Sumi Baby (Cochin University of Science and Technology, India), and Jobymol Jacob (College of Engineering Poonjar, India)</i>	
Design Optimization Using Symmetric/Asymmetric Spacer for 14 nm Multi-Fin Tri-gate Fin-FET for Mid-Band 5G Applications	292
<i>Jyoti Patel (Indian Institute of Technology Roorkee, India), Shashank Banchhor (Indian Institute of Technology Roorkee, India), Surila Guglani (Indian Institute of Technology Roorkee, India), Avirup Dasgupta (Indian Institute of Technology Roorkee, India), Sourajeet Roy (Indian Institute of Technology Roorkee, India), Anand Bulusu (Indian Institute of Technology Roorkee, India), and Sudeb Dasgupta (Indian Institute of Technology Roorkee, India)</i>	

How Good Silicon Oxide-Based Memristor Can Be ?	297
<i>Mani Shankar Yadav (Indian Institute of Technology, India), Avinash Kumar Gupta (Indian Institute of Technology, India), Kanupriya Varshney (Indian Institute of Technology, India), and Brajesh Rawat (Indian Institute of Technology, India)</i>	
Role of Interface Trap Charges in the Performance of Monolayer and Bilayer MoS ₂ -Based Field-Effect Transistors	303
<i>Akhilesh Rawat (Indian Institute of Technology Ropar, India), Anjali Goel (Indian Institute of Technology Ropar, India), and Brajesh Rawat (Indian Institute of Technology Ropar, India)</i>	
Author Index	309