# 2022 35th International Conference on VLSI Design (VLSID 2022) and 2022 21st International Conference on Embedded Systems (ES 2022)

**Virtual Conference 26 February – 2 March 2022** 



**IEEE Catalog Number: CFP22041-POD ISBN:** 

978-1-6654-9661-2

## Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22041-POD

 ISBN (Print-On-Demand):
 978-1-6654-9661-2

 ISBN (Online):
 978-1-6654-8505-0

ISSN: 1063-9667

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



### 2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID)

#### **VLSID 2022**

#### **Table of Contents**

Message from the General Co-Chairsxiii
Message from the Organizing Chairsxiv
Message from the Technical Program Chairsxv
Message from the Steering Committee Chairsxvi
Message from the Publication Chairsxvii
VLSI Design Conference Steering Committeexviii
VLSiD & ES 2022 Organizing Committeexix
Technical Program Committee Membersxxviii
Best Paper Awardsxxxiii
Session 1A: Analog and Mixed Signal  A 5-Gb/s PAM4 Voltage Mode Transmitter with Current Mode Continuous Time Linear Equalizer 1 Shraman Mukherjee (Texas Instruments India, India), Sumantra Seth (Texas Instruments India, India), and Saurabh Saxena (Indian Institute of Technology Madras, India)  A 0.009mm^2, 0-230mA Wide-Range Load Current Output Capacitor-Less Low Dropout Regulator with for High Bandwidth Memory Parallel Ios
Session 1B: Embedded Systems
A PC Based Ultrasound Back-End Signal Processor Using Intel® Performance Primitives

Power and Energy Safe Real-Time Multi-Core Task Scheduling
Session 1C: Electronics Design Automation
Equivalence Checking of Non-Binary Combinational Netlist
Dynamic Variable Ordering during Algebraic Backward Rewriting for Formal Verification of
Multipliers
Session 2A: Analog and Mixed SIgnal
A 180-Degree Phase Shift Biasing Technique for Realizing High PSRR in Low Power Temperature Sensors
A Real Time Multi-bit DAC Mismatch Estimation & Correction Technique for Wideband Continuous Time Sigma Delta Modulators
A 10 Gb/s On-Chip Jitter Measurement Circuit Based on Transition Region Scanning Method 44 Santunu Sarangi (Indian Institute of Technology Kharagpur), Indranil Som (Indian Institute of Technology Kharagpur), and T K Bhattacharyya (Indian Institute of Technology Kharagpur)
Session 2B: Embedded Systems
Customizable Head-Mounted Device for Detection of Eye Disorders Using Virtual Reality
Energy Aware Dynamic Load Balancer for Embedded Multi-Core Systems

Energy Optimized Non-Preemptive Scheduling of Real-Time Tasks with Precedence and Reliability Constraints	52
Niraj Kumar (Rajiv Gandhi Institute of Petroleum Technology Jais) and Arijit Mondal (Indian Institute of Technology Patna, India)	
Session 2C: Electronics Design Automation	
MLIR: Machine Learning Based IR Drop Prediction on ECO Revised Design for Faster Convergence 6 Santanu Kundu (Intel Technology India Pvt. Ltd., SRR Campus, India), Manoranjan Prasad (Intel Technology India Pvt. Ltd., SRR Campus, India), Sashank Nishad (Intel Technology India Pvt. Ltd., SRR Campus, India), Sandeep Nachireddy (Intel Technology India Pvt. Ltd., SRR Campus, India), and Harikrishnan K. (Intel Technology India Pvt. Ltd., SRR Campus, India)	58
NanoLeak: A Fast Analytical Green's Function-Based Leakage-Aware Thermal Simulator	'4
Automated Debugger for Optimum Physical Clock Structure Targeting Minimal Latency	30
Session 3A: Architecture	
Hardware Implementation of Network Interface Architecture for RISC-V Based NoC-MPSoC Framework	36
Scalable Hybrid Cache Coherence Using Emerging Links for Chiplet Architectures9 Sri Harsha Gade (Arm Ltd., India), Mitali Sinha (IIIT Delhi, India), Madhur Kumar (IIIT Delhi, India), and Sujay Deb (IIIT Delhi, India)	12
Novel Circuit Architecture for Configurable eDP and MIPI DPHY IO	18
MAPPARAT: A Resource Constrained FPGA-Based Accelerator for Sparse-Dense Matrix Multiplication	)2

#### Session 3B: Security and Safety

An Attack Resilient PUF-Based Authentication Mechanism for Distributed Systems	108	
Static Malware Analysis Using ELF Features for Linux Based IoT Devices	114	
HeapSafe: Securing Unprotected Heaps in RISC-V	120	
SEVA: Structural Analysis Based Security Evaluation of Sequential Locking	126	
Session 3C: Electronics Design Automation		
Tracking Coverage Artefacts for Periodic Signals Using Sequence-Based Abstractions	132	
Stitch-Avoiding Global Routing for Multiple E-Beam Lithography	138	
Robust Estimation of FPGA Resources and Performance from CNN Models	144	
Identifying Combination of Defects and Unknown Defects on Semiconductor Wafers Using Dee Learning and Hierarchical Reclustering		
An Architectural Support for Digital Microfluidic Based Hot-Spot Free Computing	156	

Session 4B: Artificial Intelligence & ML
Hardware Accelerator for Capsule Network Based Reinforcement Learning
SCENIC: An Area and Energy-Efficient CNN-Based Hardware Accelerator for Discernable Classification of Brain Pathologies Using MRI
Mixed-8T: Energy-Efficient Configurable Mixed-V_T SRAM Design Techniques for Neural Networks
Towards a Fully Autonomous UAV Controller for Moving Platform Detection and Landing
Session 4C: RF Circuits/Systems and Sensors
A 2.75-2.94 GHz Voltage Controlled Oscillator with Low Gain Variation for Quantum Sensing Applications
A Low Phase Noise 30 GHz Oscillator Topology for Resonant-Fin-Transistors Based High-Q On-Chip Resonators in 14 nm Technology
Design Methodology of Low Phase Noise mmWave Oscillator with Partial Cancellation of Static Capacitance of High-Q On-Chip MEMS Resonator

An Event Driven Approximate Bio-Electrical Model Generating Surface Electromyography RMS Features
Vinay K (Pennsylvania State University, USA), Vikas Vazhayil (NIMHANS, India), and Madhav Rao (IIIT-Bangalore, India)
Session 5A: Digital Design
Approximate Adders for Deep Neural Network Accelerators
40nm Ultra-Low Leakage SRAM with Embedded Sub-Threshold Analog Closed Loop System for Efficient Source Biasing of the Memory Array in Retention Mode
Low Power and Area Efficient Approximate 2D-DCT Architecture for Wireless Capsule  Endoscopy
Retention Problem Free High Density 4T SRAM Cell with Adaptive Body Bias in 18nm FD-SOI 228 Chandan Kumar (IIT Delhi, India), Rahul Kumar (IIIT Delhi, India), Anuj Grover (IIIT Delhi, India), Shouri Chatterjee (IIT Delhi, India), Kedar Janardan Dhori (ST Microelectronics Pvt. Ltd, India), and Harsh Rawat (ST Microelectronics Pvt. Ltd, India)
Session 5B: Test/Reliability and Power Electronics
Criticality Based Reliability from Rowhammer Attacks in Multi-User-Multi-FPGA Platform234 Krishnendu Guha (University of Florida, USA) and Amlan Chakrabarti (University of Calcutta, India)
Pulse-Width Modulation Technique for Generation of Multiple Analog Voltages for On-Chip Calibration
Easily-Verifiable Design of Non-Scan Sequential Machines for Conformance Checking

A Case Study in Voltage Protection ICs	252
Harry Gee (Power Solutions Group, ONSEMI, India), and Adam Whitworth (formerly of Power Solutions Group, ONSEMI, India)	
A High Voltage Level Shifter for Automotive Buck Converter with a Fast Transient Response	257
Session 6A: Packaging & Emerging Technologies	
A Soft RISC-V Vector Processor for Edge-AI	263
Design of 8-bit Dadda Multiplier Using Gate Level Approximate 4:2 Compressor	269
DeepQMLP: A Scalable Quantum-Classical Hybrid Deep Neural Network Architecture for Classification	275
Image Completion Using a Sparse Probabilistic Spin Logic Network	281
Session 6B: Emerging Technologies and Devices	
Threshold Voltage Modeling of Negative Capacitance Double Gate TFET Shikha U S (Cochin University of Science and Technology, India), Rekha K James (Cochin University of Science and Technology, India), Anju Pradeep (Cochin University of Science and Technology, India), Sumi Baby (Cochin University of Science and Technology, India), and Jobymol Jacob (College of Engineering Poonjar, India)	287
Design Optimization Using Symmetric/Asymmetric Spacer for 14 nm Multi-Fin Tri-gate Fin-FET for Mid-Band 5G Applications	292

How Good Silicon Oxide-Based Memristor Can Be?	297
Mani Shankar Yadav (Indian Institute of Technology, India), Avinash	
Kumar Gupta (Indian Institute of Technology, India), Kanupriya	
Varshney (Indian Institute of Technology, India), and Brajesh Rawat	
(Indian Institute of Technology, India)	
Role of Interface Trap Charges in the Performance of Monolayer and Bilayer MoS_2-Based	
Field-Effect Transistors	303
Akhilesh Rawat (Indian Institute of Technology Ropar, India), Anjali	
Goel (Indian Institute of Technology Ropar, India), and Brajesh Rawat	
(Indian Institute of Technology Ropar, India)	
Author Index	309