

# **2022 IEEE International Test Conference India (ITC India 2022)**

**Bangalore, India  
24-26 July 2022**



**IEEE Catalog Number: CFP22N34-POD  
ISBN: 978-1-6654-9963-7**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22N34-POD
ISBN (Print-On-Demand):	978-1-6654-9963-7
ISBN (Online):	978-1-6654-9962-0

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

Accurate Diagnosis of Cell Internal Defects with Multiple Excitation and Propagation Conditions .....	1
<i>Sonam Kathpalia, Sameer Chillarige, Bharath Nandakumar, Madhur, Santosh Malagi</i>	
Design of a Programmable Low Power Linear Feedback Shift Register for BIST Applications .....	8
<i>B Maragathaeswari, Geethu Remadevi, Ramesh Bakthavatchalu</i>	
Enhancing At-Speed Testability of Complex Inter-Core IO Interfaces .....	12
<i>Wilson Pradeep, Muniswara Vorugu, Vevekanenda Gonugunta</i>	
Functional Testing of On-Chip Analog/RF Circuits Using Machine Learning Based Regression Models .....	20
<i>Anshaj Shrivastava, Gaurab Banerjee</i>	
Selective Multiple Capture Test (SMART) XLBIST .....	27
<i>Peter Wohl, John Waicukauski, Anushree Bhat, K S Vijay Kumar, Rajit Karmakar</i>	
An Efficient Test Time Model for Optimizing Tessent SSN for a 3D Design .....	33
<i>Vasubabu Ravipati, Shyam N Kallepalli, Lance C Cheney</i>	
Towards Complete State Machine Traversal Via Pseudo Transitions in Automated Lab Verification .....	38
<i>Marc Huppmann, Manuel Harrant, Thomas Nirmaier, Andi Buzo, Linus Maurer, Georg Pelz</i>	
A Novel Fully Automated Multi-Mode Scan Stitching Methodology .....	45
<i>Sarthak Singhal, Puneet Arora, Subhasish Mukherjee, Raghav Khemka, Krishna Chakravadhanula</i>	
Implementation of Monotonicity Testing Utilizing on Chip Resources for Test Time Reduction .....	51
<i>V Hemanthkumar</i>	
TSV BIST Repair: Design-For-Test Challenges and Emerging Solution for 3D Stacked IC's .....	57
<i>Akkapolu Sankararao, G Vaishnavi, Sandya Rani Malige</i>	
Transfer-Matrix Abstractions to Analyze the Effect of Manufacturing Variations in Silicon Photonic Circuits .....	63
<i>Pratishtha Agnihotri, Priyank Kalla, Steve Blair</i>	
Test Methodology Automation for Multi-Die Package Realization .....	71
<i>Rohini Gulve, Durga Prasad Bade, Santosh Kulkarni, Mike Ricchetti, Adam Cron</i>	
Performance Enhancement of Unsupervised Hardware Trojan Detection Algorithm Using Clustering-Based Local Outlier Factor Technique for Design Security .....	76
<i>S. Meenakshi, M Nirmala Devi</i>	
A Threshold Based Hardware Trojan Detection Technique Using XGBoost Algorithm .....	84
<i>Ranit Das, Tapobrata Dhar, Surajit Kumar Roy</i>	
A System-Level Post-Silicon Validation Methodology for High-Speed Serial Interfaces .....	90
<i>Sudeep Puligundla, T Manikandan, Paul Sunderland, V L Vineeth, Christopher Daffron, Moises Puga Nathal, Anshu Gupta, Felix Tudoran, Timothy Linn, Wayne Huang, Sukay Luhadia, Scott Gardiner, V Saikiran</i>	

## Author Index