

2022 China Semiconductor Technology International Conference (CSTIC 2022)

**Shanghai, China
20 – 21 June 2022**



**IEEE Catalog Number: CFP2260Y-POD
ISBN: 978-1-6654-9759-6**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2260Y-POD
ISBN (Print-On-Demand):	978-1-6654-9759-6
ISBN (Online):	978-1-6654-9758-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Preface

Chapter I - Device Engineering and Memory Technology

System Technology Co-Optimization for 3D Monolithic Memory-Centric Computing	1
Qi Dang, Yijun Li, Jianshi Tang, He Qian and Bin Gao <i>School of Integrated Circuits, Beijing Innovation Center for Future Chips (ICFC), Tsinghua University, Beijing, China</i>	
Zinc-alloyed HfO₂ Synaptic RRAM with Operating Voltage and Switching Energy Enhancement	5
Jun Lan ¹ , Quanzhou Zhu ¹ , Yiyang Zhang ¹ , Wenhui Wang ¹ , Muhammad Zaheer ¹ , Jinxuan Liang ¹ , Mei Shen ¹ , Zhixiong Li ² , Zhen Chen ² , Hongxue Wei ² , Guobiao Zhang ¹ , and Yida Li ¹ ¹ <i>Southern University of Science and Technology, Shenzhen, China</i> ² <i>Shenzhen Longsys Electronics Co., Ltd, Shenzhen China</i>	
Novel Negative-Feedback Method for Writing Variation Suppression in FEFET-Based Computing-in-Memory Macro	8
Weikai Xu ¹ , Jin Luo ¹ , Yide Du ¹ , Qianqian Huang ^{1,2} and Ru Huang ^{1,2} ¹ <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, Peking University, Beijing, China</i> ² <i>Chinese Institute for Brain Research (CIBR), Beijing, China</i>	
A Study on the Hf_{0.5}Zr_{0.5}O₂ Ferroelectric Capacitors Fabricated with Hf and Zr Chlorides	12
Yujin Kim, Zhan Liu, Hao Jiang, T.P. Ma, Jun-Fei Zheng, Phil Chen, Eric Condo, Bryan Hendrix and James A.O'Neill ¹ <i>Department of Electrical Engineering, Yale University, 15 Prospect St, New Haven, CT 06511</i> ² <i>Entegris Inc., 7 Commerce Drive, Danbury, CT 06810</i>	
A Novel Anti-Ferroelectric Negative Capacitance Tunneling FET with Mitigated Subthreshold Swing Degradation Issue	15
Shaodi Xu ¹ , Chang Su ¹ , Yimei Li ¹ , Qianqian Huang ¹ and Ru Huang ^{1,2} ¹ <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), School of Integrated Circuits, Peking University, Beijing, China</i> ² <i>Chinese Institute for Brain Research (CIBR), Beijing, China</i>	
Air Stable High Mobility ALD ZnO TFT with HfO₂ Passivation Layer Suitable for CMOS-BEOL Integration	18
Wenhui Wang ¹ , Jiqing Lu ^{1,2} , Jun Lan ¹ , Bing Zhou ¹ , Yiyang Zhang ¹ , Jinxuan Liang ¹ , Muhammad Zaheer ¹ , Mei Shen ¹ and Yida Li ¹ ¹ <i>Southern University of Science and Technology, Shenzhen, China</i> ² <i>Harbin Institute of Technology, Harbin, China</i>	

The Low-Frequency Noise Behavior Of Advanced Logic and Memory Devices	22
Eddy Simoen ^{1,2} , Romain Ritzenthaler ¹ , Hans Mertens ¹ , Eugenio Dentoni Litta ¹ , Naoto Horiguchi ¹ , Adrian Vaisman ¹ , Nouredine Rassoul ¹ , Gouri Sankar Kar ¹ and Cor Claeys ³	
¹ <i>Imec, Kapeldreef 75, B-3001 Leuven, Belgium</i>	
² <i>also at Solid-State Sciences Depart., Ghent University, Gent, Belgium</i>	
³ <i>ESAT-INSYS Depart. KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium</i>	
Effects of gate Metal and Channel Shape on the Variability of Junctionless Field-Effect Transistors	26
Xinhe Wang ¹ , Feng Xu ^{1,2} , Zhigang Zhang ¹ , Xinyi Li ¹ , Jianshi Tang ^{1,2} , Bin Gao ^{1,2} , Huaqiang Wu ^{1,2} and He Qian ^{1,2}	
¹ <i>School of Integrated Circuits, Beijing Innovation Center for Future Chips (ICFC), Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing, China</i>	
² <i>Beijing Innovation Center for Future Chips (ICFC), Tsinghua University, Beijing, China</i>	
CFET 6T HD SRAM Designs with 3nm Design Rule	29
Xiaona Zhu ¹ , RongZheng Ding ¹ , Yanli Li ^{1,2} , Qiang Wu ^{1,2} and Shaofeng Yu ^{1,2}	
¹ <i>School of Microelectronics, Fudan University, Shanghai, China</i>	
² <i>National Integrated Circuit Innovation Center, Shanghai, China</i>	
IC Technologies and Systems for Green Future	33
Min-hwa Chi ^{1,2}	
¹ <i>SiEn (Qindao) Integrated Circuits Cor., Shandong, China</i>	
² <i>Micro-Nano Technology College, Qindao University, Qindao, Shandong, China</i>	
Influence of Ion Implantation on Silicon Pits Defect Formation in Oxide Etch Process	38
Zhiqiang Xiao, Long Feng, Jiaying Xiao, Haitao Yan, Zhenchao Sui and Xin Zhang	
¹ <i>Semiconductor Manufacturing North China (Beijing) Corp., Beijing, China</i>	
Wafer to Wafer Bonding to Increase Memory Density	41
Dube Belinda Langelihé Yolanda	
<i>Systems Plus Consulting, Nantes, France</i>	
Pathfinding By Process Window Modeling: Advanced Dram Capacitor Patterning Process Window Evaluation Using Virtual Fabrication	45
Qingpeng Wang, Yu De Chen, Jacky Huang, Benjamin Vincent and Joseph Ervin	
<i>Coventor, Inc., A Lam Research Company, Shanghai, China</i>	
Systematic Study of Temperature and VDD Impact to Read Current and Standby Leakage of SRAM in FINFET Technology	49
Yijun Zhang, Yu Li, Yuan Wang	
<i>Technology R&D Center, SMIC, 18 Zhangjiang Road, Pudong New Area, Shanghai, China</i>	
T2000 ISS FT Solution Using CP Light Source	53
Hiroyuki Kobayashi, Bin Gong, Senter Liu and Shenqi Cai	
<i>Advantest (China) Co., Ltd, Shanghai, China</i>	

Impact of Topology of Trench Gate Bottom Corner For Power MOSFET and IGBT	56
Min-hwa Chi ^{1,2} , Janifer Liu ¹ and Perry Li ¹	
¹ <i>Micro-Nano Technology College, Qingdao University, Qingdao, Shandong, China</i>	
² <i>SiEn (Qingdao) Integrated Circuits Cor., Shandong, China</i>	
Investigation of Removing Standing Wave Effect During Litho Process	60
Xueqiang Liu, Biqu Liu, Xiaobo Guo and Shirui Yu	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
A Novel Method Using Barc EB Process to Improve Split Gate Flash Erase Capability	63
Song Zhang, Yaohui Zhou, Qun Liu and DeJin Wang	
<i>Technology Development, Central Semiconductor Manufacturing Corporation (CSMC), Wuxi, China</i>	
Optimization of Metal Line Thickness & CD and Effect on RC Delay	66
Pengfei Lyu, Qingpeng Wang and Lifei Sun	
<i>Lam Research Service Co., Ltd, Shanghai, China</i>	
Novel SOI Based Pseudo-Inverter: Experimental and Simulation Research	69
Sherzod Khaydarov ¹ , Kai Xiao ¹ , Haihua Wang ¹ , Bo Li ² , Fanyu Liu ² and Jing Wan ¹	
¹ <i>School of Information Science and Technology, Fudan University, Shanghai, China</i>	
² <i>Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China</i>	
SiGe Epitaxial Growth on SiGe Substrate for Advanced FDSOI Technology	72
Yongyue Chen	
<i>Research and Development Dept., Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
A PIN Photodetector Based on a RF-SOI Substrate	75
JJ. Chou and J. Wan	
<i>State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China</i>	
55nm Ultra-Low-Power Platform 3.3V I/O Device Reliability Improvement	78
Zhao Guo	
<i>Shanghai Huali Microelectronics Corporation (HLMC), Shanghai, China</i>	
MBIST Repair Mechanism and Implementation	81
Haijing Wu	
<i>Global Application and Development Center, Advantest (China), Co., Ltd., Shanghai, China</i>	
The Research of Decreasing SiGe Loss in Fully Depleted Silicon on Insulator (FDSOI) Devices	84
Siyuan Che, Xiangguo Meng, Lian Lu, Quanbo Li, Jun Huang and Yu Zhang	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Investigation of Epoxy Molding Compound on SOP Device	87
Hongjie Liu, Wei Tan, Xingming Cheng, Lanxia Li, Yangyang Duan, Dandan Fan, Ming Gu Jianglong Han	
<i>JiangSu HHCK Advanced materials Co., Ltd., Lianyungang, China</i>	

Improvement of CMOS Device Performance by a Combination of Spike and Flash Annealing	90
Kecheng Chen, Lan Jiang and Yaoting Shen <i>Research and Development Dept., Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Negative Capacitance Double-Gate Vertical Tunnel FET with Improved Subthreshold Characteristics	93
Guoliang Tian ^{1,2} , Gaobo Xu ^{1,2} , Huaxiang Yin ^{1,2} , Lianlian Li ^{1,2} , Gangping Yan ^{1,2} , Yanna Luo ^{1,2} and Xiaoting Sun ¹ ¹ <i>Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China</i> ² <i>University of Chinese Academy of Sciences, Beijing, China</i>	
Research on Vt Window Improvement Process of 55nm SONOS eFlash Cell	96
Shipu Li, Jun Qian and Yufei Peng <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Suppression of TSV Leakage of Stacking CIS by Optimizing TSV Profile and Uniformity	98
Zherui Cao, Weiwei Yu, Chunshan Zhao and Wuzhi Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
ALD Characteristic Study of Al₂O₃ Film Deposited by a Dual Single-Wafer Process Chamber	100
Ge Zhang, Qihang Chen, Gi Kim and Sean Chang <i>Piotech Inc., No. 900 ,Shuijia, Hunnan District, Shenyang, China</i>	
A Novel SiGe Heterojunction Phototransistor Applicable in Wide Spectral Range	104
Yin Sha, Hongyun Xie, Yan Wang, Yang Xiang, Fu Zhu, Ruilang Ji, Weicong Na and Wanrong Zhang <i>Micro-Electronics Department, Beijing University of Technology, Beijing, China</i>	
Defect Reduction with Advanced Lithographic Filter	107
Robb Fang ¹ , Alexander Zhu ¹ and Yoshiaki Yamada ² ¹ <i>Hangzhou Cobetter Filtration Equipment Co Ltd., Hangzhou, China</i> ² <i>Nippon Cobetter Co,Ltd., Osaka, Japan</i>	
FCVD Anneal Process for FIN CD Loss Reduction Study	112
Jun Yin, Yanxia Hao and Yinshuai Wang <i>Research and Development Dept., Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
The Influence of the Film Adjustment for Deep Trench Isolation (DTI) Filling on the Thermal Quality in CMOS Image Sensor	114
Yaguo Cai, Chunshan Zhao and Wuzhi Zhang <i>Huali Microelectronics Corp., Shanghai, China</i>	
FDC High Order Analysis	117
He Yiwen, Gong Danli and Shao Xiong <i>School of Electronic Information, Shanghai University of Engineering Science, China</i> <i>Engineering Section 1, Huali IC Manufacturing Co., Ltd., Shanghai, China</i>	

A Study of LDMOS with High Breakdown Voltage and Low On-Resistance in 22nm Technology	120
Zhenchao Sui ^{1,2} , Yongqiang Che ¹ , Xiaoxi Liu ¹ , Yongjin Tang ¹ and Yongsheng Yang ¹	
¹ <i>Semiconductor Manufacturing International Corporation(SMIC), Beijing, China</i>	
² <i>School of Software and Microelectronic, Peking University, Beijing, China</i>	
A Study of the Effect of SiGe on the Inverse Narrow Width Effect in 28nm Process	123
Yang Li, Weiwei Ma, Ran Huang, Yamin Cao and Wei Zhou	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Improving the Device Performance of LDMOS Through the Optimization of Structure	126
Shuang Jiao, Chenchen Qiu, Jun Qian and Chang Sun	
¹ <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Bottom Dielectric Isolation to Suppress Sub-Fin Parasitic Channel of Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices	128
Lei Cao ^{1,2} , Yang Liu ¹ , Qingzhu Zhang ^{1,2} , Zhenhua Wu ^{1,2} , Jiaxin Yao ^{1,2} , Yanna Luo ^{1,2} , Haoqing Xu ^{1,2} , Peng Zhao ^{1,2} , Kun Luo ¹ Yongqin Wu ³ , Weihai Bu ³ and Huaxiang Yin ^{1,2}	
¹ <i>Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China</i>	
² <i>University of Chinese Academy of Sciences, Beijing, China</i>	
Influence of Parasitic Capacitance and Resistance on Performance of 6T-SRAM for Advanced CMOS Circuits Design	131
Yanna Luo ^{1,2} , Gangping Yan ^{1,2} , Lei Cao ^{1,2} , Jiali Huo ^{1,2} , Xuexiang Zhang ^{1,2} , Yanzhao Wei ^{1,2} , Guoliang Tian ^{1,2} , Qingzhu Zhang ¹ , Zhenhua Wu ¹ and Huaxiang Yin ^{1,2}	
¹ <i>Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China</i>	
² <i>University of Chinese Academy of Sciences, Beijing, China</i>	
Optimization and Demonstration of Low-Voltage NMOS for RF Switch Application in 65nm SOI Technology	134
Zhaozhao Xu ¹ , Tianyu Han ¹ , Wan Song ¹ , Fei Meng ² and Wensheng Qian ²	
¹ <i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i>	
² <i>Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
The Optimization of Breakdown Voltage and Specific On-Resistance of 30V N-VDMOS with Short Channel	137
Xiaoqing Cai, Donghua Liu and Wensheng Qian	
<i>HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Study of Breakdown Voltage Improvement of High-Voltage NLDMOS in Width Direction	140
Wenting Duan, Wensheng Qian, Donghua Liu, Haiyang Ling, Feng Jin and Ying Cai	
<i>HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	

Improve the On-Resistance for 80V NLD MOS with STI Technology in 0.18 μm BCD Process	143
Xiaoming Zhang ^{1,2} , Donghua Liu ² , Haiyang Ling ² and Wensheng Qian ²	
¹ <i>School of Information Science and Technology, ShanghaiTech University, Shanghai, China</i>	
² <i>HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Low Crosstalk and High Q-Factor Inductor based on Multiple Guard-Ring Design	146
Xiaodong Wang, Xining Wang, Weihong Qian, Xi Huang, Mui Liu and Byung Sup Shim	
<i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
Flicker Noise Characterization of LDMOS in FINFET Technology	149
Junwei Gu, Yuning Guo, Yali Liu and Jing Tong	
<i>Semiconductor Manufacturing International Corporation (SMIC), Shanghai, China</i>	
Low On-Resistance LDMOS with Stepped Field Plates from 12V to 40V in 300-nm 90-nm BCD Technology	152
Hualun Chen ¹ , Zhaozhao Xu ¹ , Yu Chen ¹ , Mingxu Fang ¹ , Li Wang ¹ , Li Xiao ¹ , Yuanyuan Qian ¹ , Wan Song ¹ , Tian Tian ¹ , Ziquan Fang ² , Donghua Liu ² , Wensheng Qian ² and Weiran Kong ^{1,2}	
¹ <i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i>	
² <i>Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Suppression of Poly Depletion Effect by Optimizing Ion Implantation and Rapid Thermal Annealing Process in 55nm Nor Flash Technology	156
Hualun Chen, Jiahui Jiao, Hu Wang, Haochun Xiao, Zhaozhao Xu and Lin Gu	
<i>Huahong Semiconductor (WUXI) Limited, Wuxi, China</i>	
Data Retention Enhancement of Modern 55nm Nor Flash Memory	159
Hualun Chen, Botong Liu and Lin Gu	
<i>Huahong Semiconductor (Wuxi) Limited, Wuxi, China</i>	
Optimization of Integrated Process By Reducing Dual Gate and Cell Lightly Doped Drain Photo Layer in ETOX NOR Flash Technology	162
Hualun Chen, Yihang Du, Lin Gu, Zhuangzhuang Wang, Hongjie Shen, Hu Wang, Jiuli Hu and Jiaming Pu	
<i>Wuxi Huahong Grace Semiconductor Manufacturing Corporation, Wuxi, China</i>	
Improvement of Disturb And Endurance in Nor Flash Memory	166
Hualun Chen, Ran Xu, Hui Wang, Xiaobing Ren, Xiaojun Xu and Jian Zhang	
<i>Huahong Semiconductor (WUXI) Limited, Wuxi, , China</i>	
Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory	169
Hualun Chen, Yang Dang, Hui Wang, Xiaojun Xu, Jian Zhang and Yunlong Huang	
<i>Wuxi Huahong Grace Semiconductor Manufacturing Corporation, Wuxi, China</i>	

A Wafer-On-Wafer Non-Uniform High Power Thermal Model for 3D Chip Package	172
Song Wang ^{1,3} , Xiping Jiang ^{1,2,4} , Fengguo Zuo ¹ , Huimei Wang ¹ , Xiaofeng Zhou ¹ , Jingrui Chai ¹ , Yubing Wang ¹ , Bin Hou ¹ , Liang Zhong ¹ , Wenxin Li ¹ and Yi Kang ³	
¹ <i>Xi'an UniIC Semiconductors, Xi'an, China</i>	
² <i>Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China</i>	
³ <i>University of Science and Technology of China, Hefei, China</i>	
⁴ <i>University of Chinese Academy of Sciences, Beijing, China</i>	

Evaluation of Different Cut Approaches on Advanced BEOL Self-aligned Double Patterning Scheme	176
Chia Lin Lu ¹ , Peng Fei Lyu, Qing Peng Wang and Yu Shan Chi	
<i>Lam Research Service Co., Ltd, Shanghai 201203, China</i>	

Addressable WAT Test of Domestic Semitronix Tester	179
Yangyang Xing, Yanping Zhu and Xiong Shao	
<i>Shanghai Huali Integrated Circuit Manufacturing Co., LTD</i>	

40nm Backside Optimization and Improvement	181
Lu Xu, Wei Lu and Li Ding	
<i>Shanghai Huali Integrated Circuit Manufacturing Co., Ltd, Shanghai, China.</i>	

Methods of Reducing Etching Defects in Back End of Line for Semiconductor in 28nm Technology	184
Shanshan Chen, Hunglin Chen, Yin Long and Kai Wang	
<i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	

Hard Mask Open Tilting Improvement with Advanced Source Coil	186
Xiantao Luo, Qiang Ge and Ying Huang	
<i>Applied Materials (China), Inc. China</i>	

Chapter II – Lithography and Patterning

Considerations in the Setting Up of Industry Standards for Photolithography Process, Historical Perspectives, Methodologies, and Outlook	189
Qiang Wu, Yanli Li, Xianhe Liu, Xiaona Zhu, Shaofeng Yu and Wei Zhang	
<i>School of Microelectronics, Fudan University, Shanghai, China</i>	

The Status of Stochastic Issues of EUV Lithography Photon Stochastic and Chemical Stochastic	196
Toru Fujimori	
<i>Electronic Materials Research Laboratories, FUJIFILM Corporation 4000 Kawashiri, Yoshida-cho, Haibara-Gun, Shizuoka, 421-0396, Japan</i>	

Process Window, and Process Optimization in both Low and High NA EUV Processes for Advanced Logic Technologies Nodes	199
Yanli Li, Qiang Wu, Xianhe Liu, Xiaona Zhu and Shaofeng Yu	
<i>School of Microelectronics, Fudan University, Shanghai, China</i>	

A Study of Improved Design Rules Through Allowing 45-Degree Metal Lines	205
Xianhe Liu, Yanli Li and Qiang Wu <i>School of Microelectronics, Fudan University, Shanghai, China</i>	
GaN-Based Fast Mask Near-Field Calculation	209
Yijiang Shen, Zhijie Jiao and Jiaxiang Zhuo <i>School of Automation, Guangdong University of Technology, Mega Education Center South, Guangzhou, China</i>	
Dose Control Strategy Using Random Logic Device Patterns and Massive Metrology in a Foundry High Volume Manufacturing Environment	213
Kan Zhou, Xin Guo, Yu Yang Bian, Wen Zhan Zhou and Yu Zhang <i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Patterning Capability of Surface Plasmon Imaging	221
Lihong Liu ¹ , Huwen Ding ^{1,2} , Libin Zhang ¹ , Lisong Dong ¹ , Le Ma ^{1,2} and Yayi Wei ^{1,2} ¹ <i>Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China</i> ² <i>University of Chinese Academy of Sciences, Beijing, China</i>	
Utilizing Bossung Plot To Calibrate OPC Optical Model	224
Jian Wang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
CD-SEM Contour Extraction for Complex Features Measurement	227
Ting He, Yingchun Zhang and Jian Wang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
New Model-Rules-Hybrid SBARS Placement Strategy for 2D Pattern	232
Ge Zhang, Yibin Huang and Zhongwen Yana <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
Simulation-Based Source and Mask Optimization for Advanced Nodes	236
Lianbo Luo ¹ and Yu Yan ² ¹ <i>Semiconductor Manufacturing International Corporation (SMIC), Shanghai, China,</i> ² <i>Mentor Graphics, Wilsonville, Oregon, USA</i>	
Process Window Integration Rule Check for BEOLIN Advanced Tech Node	239
Xiaoyan Wang, Qing Yang, Honghong Ren, Xuanbo Chen and Qingwei Liu <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
Effect of High Energy Implantation on the Photoresist for Smaller Size CMOS Image Sensor	243
Hui Chen, Xiaoyu Li, Zhengying Wei, Chang Sun, Jiong Xu and Yufei Peng <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Stitching Process Development on 300mm Wafer CMOS BEOL for High Performance Chip Application	246
Ming Li, Xiaoxu Kang and Kaiyan Zang <i>Process Technology Department, Shanghai IC R&D Center, Shanghai, China</i>	

Chapter III – Dry & Wet Etch and Cleaning

- Pitch Walking Simulation and Process Window Evaluation of Self Aligned Quadruple Patterning for Advanced Nodes** 249
Xing Ke, Changcheng Jiang, Shiliang Ji, Zhenyang Zhao, Bo Su, Fengmei Li, Chongchong Zheng and Haiyang Zhang
R&D Infrastructure, Semiconductor Manufacturing International Corp. Pudong New Area, Shanghai, China
- Bitline Etch Process Development for Advanced Process DRAM Manufacturing** 252
Xing-Jun Yao¹, Li-Tian Xu¹, Jan-Kun Zhang¹, Zun-Hua Zhao¹, Guang Yang¹, Chen Chen¹, Jing-Lun Ma², Zheng-Qing Sun², You-Quan Yu², Ming Cheng², Fei Li², Bing-Hui Lin², Xin-Wen Huang², Ying-Yi Chen² and Xian-Wen Su²
¹*Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, China*
²*ChangXin Memory Technologies, Inc. Ltd, Hefei, China*
- SADP Etch Process Development Using PR Core for Sub 17nm DRAM** 254
Li Tian Xu¹, Shuai Zhang², Ling Feng Li¹, Hao Liu¹, Xin Wen Huang², Ying Yi Chen², Xian Wen Su², Zhong Ning Guo², Chun Yu Xiu², Tian Lei Mu², Bing Hui Lin², Zhong Yi He¹ and Qing Jun Zhou¹
¹*Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, China*
²*ChangXin Memory Technologies, Inc. Ltd, Hefei City, China*
- Beyond 20nm DRAM Capacitor Etch Challenge and Process Solution** 257
Jianqiu Hou¹, Jun Xia², Ya Zhou¹, Kangshu Zhan and Zengwen Hu
¹*Advanced Micro-Fabrication Equipment Inc. China, Shanghai, China*
²*Chang Xin Memory Technologies Corporation, Hefei, China*
- Localized Pattern Loading Improvement of SOC Recess Process for Airgap Spacer** 265
Bo Su, Abraham Yoo and Hansu Oh
Semiconductor Manufacturing International Corporation, Shanghai, China
- A Study of Wafer Center Via Etch Arcing Mechanism and Solution** 268
Jun Wang, Yuan Li and Xinruo Su
Semiconductor Manufacturing North China Corporation, China
- Trench Etch for SiC Power Devices** 271
Xiaoyu Tan and Qiushi Xie
Department of Semiconductor Etching, NAURA Technology Group Co., Ltd., Beijing, China
- Removing (Sub)Surface Defects Induced by Si Wafer Thinning Processes Enables High-Performance Backscattered Electron Detector** 274
Zhu Chen¹, Lilei Hu^{1,2}, Li Zhang², Jingxuan Shen¹, and Chang Chen^{1,2,3,4,5}
¹*School of Microelectronics, Shanghai University, China*
²*Shanghai Industrial μ Technology Research Institute, China*
³*State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology Chinese Academy of Sciences, Shanghai, China*
⁴*Shanghai Academy of Experimental Medicine, Shanghai, China*
⁵*Shanghai Si-Gene Biotech Co., Ltd, Shanghai, China*

Advanced Ruthenium Selective Etch for MEMS and Sub-3nm Applications	278
Chien-Pin Sherman Hsu <i>Avantor, No. 38-1, Tai-Yuan St., Chu-Bei, Hsinchu, Taiwan, China</i>	
Tri-Layer Mask Dry Etch Process Optimizing and Wet Effect For Straight Profile	280
Xiaobing Liu, Shaojian Hu, Haihua Chen, Haojun Huang and YuShu Yang <i>Shanghai IC R&D Center, Shanghai, China</i>	
Effects of Ion Incident Angles on Etching Morphology of Blazed Grating by IBE	283
Jie Yuan ¹ , Xingyu Li ¹ , Zhongyuan Jiang ² , Yuxin Yang ² , Jiahe Li ² , Kaidong Xu ^{1,2} and Shiwei Zhuang ¹ ¹ <i>School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China</i> ² <i>Jiangsu Leuven Instruments Co. Ltd, Xuzhou, China</i>	
Investigation of FIN Bowing Formation Mechanism During STI Etching by Virtual Fabrication	286
Lifei Sun, Pengfei Lyu, Qingpeng Wang, Qinghua Zhong, Kui Wang and Yushan Chi <i>Lam Research Service Co., Ltd., Shanghai, China</i>	
PSR Silicon Trench Profile Optimization in FinFET Fabrication	289
Zhengning Li, Xing Ke, Changcheng Jiang, Fengmei Li, Yangkui Lin and Haiyang Zhang <i>Semiconductor Manufacturing International Corporation, Shanghai, China</i>	
Simulation Study on Different Integration Schemes to Form Single Diffusion Break	292
Pengfei Lyu, Jian Huang, Minxiang Wang, Tianhao Zhang, Qingpeng Wang, Kui Wang and YuShan Chi <i>Lam Research Service Co., Ltd, Shanghai, China</i>	
Study on Process Improvement and Yield Enhancement of 40nm E-Flash AIO Wet Strip	295
Zhiyuan Xu, Youfeng Xu, Jin Chen and Zhenghong Liu <i>Shanghai Huali Integrated Circuit Manufacturing Corporation, No. 6 Liang Teng Rd., Pudong New Area, Shanghai, China</i>	
Study and Optimization of Photo Resistor Etch Back Loop in HK Metal Gate	298
Yajie Li, Baichun Zhang, Jianguo Yang, Lei Sun, Quanbo Li and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Study on the Optimization of FinFET Ultra-Shallow Junction Ion Implantation Process	301
Li Wenqiang, Yang Jianguo, Sun Lei, Quanbo Li, Jun Huang and Zhang Yu SHANGHAI HUALI INTEGRATED CIRCUIT CORPORATION, SHANGHAI, CHINA	
N/P Split Boundary Profile Improvement in High K Metal Gate Dummy Poly Remove Process	304
Huang Shan, Qu Xiaofeng, Sun Lei, Li Quanbo and Zhang Yu <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Exploration and Optimization of Metal Gate Etch Back Process in Advanced Technology Node	307
Shaoyong Liu, Linpeng Jiang, Junjie Pan, Lian Lu, Quanbo Li, Jun Huang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	

Statistic Big Data Analysis Method Used for Tilting Mismatch Problem Solving	310
Qingpeng Wang, Rui Bao, Shaw Zhang, Lisa Wu and Cheng Li <i>Lam Research Inc., Shanghai, China</i>	
Selective Wet-Etching of GeSi in Multi-Layer GeSi/Si Stacks	314
Jiajia Tian, Zhijun Cao, Qingzhu Zhang, Cinan Wu, Zhaohao Zhang and Huaxiang Yin ¹ <i>College of Big Data and Information Engineering, Guizhou University Guiyang, China</i> ² <i>Key Laboratory of Microelectronic Devices and Integration Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China</i>	
Optimization of Approach for Metal Contamination Reduction	317
Meng-Yu Xie, Jian-Kun Zhang ¹ , Zun-Hua Zhao ¹ , Zhong-Hai Tang ¹ , Jian-Zhu Zhuang ² , Wei Wan ² , Bing-Hui Lin ² , Da-Wei Tao ² , Mei-Hua Liu ² and Pan Wang ² ¹ <i>Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, Beijing, China</i> ² <i>ChangXin Memory Technologies, Inc. Ltd, Hefei, China</i>	
Optimization of Shallow Trench Isolation CD Micro Loading in Advance CMOS	320
Guang Yang, Zhong-Wei Jiang and Jian-Kun Zhang ¹ <i>Beijing NAURA Microelectronics Equipment CO., Ltd, Beijing, Beijing, China</i> ² <i>ChangXin Memory Technologies, Inc. Ltd, Economic and Technological Development Area, Hefei, China</i>	
Research of Ultra High Aspect Ratio Silicon Etching in the Advanced Process	323
Zheng Ji ¹ , Jian-kun Zhang ¹ , Guang Yang ¹ , Zun-hua Zhao ¹ , Jing Wang ¹ , Xue-Sheng Wang ² , Xia-Yu Shi ² , Song-Yu Li ² , Bing-Hui Lin ² , Xin-Wen Huang ² , Ying-Yi Chen ² , Zhong-Ning Guo ² and Xian-Wen Su ² ¹ <i>Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, China</i> ² <i>ChangXin Memory Technologies, Inc. Ltd, Hefei, China</i>	
SNC SADP Spacer Etch Process Development Using Carbon Hard Mask Mandrel for Sub Advanced Process DRAM	326
Hao Liu ¹ , Jian-kun Zhang ¹ , Zun-hua Zhao ¹ , Li-Tian Xu ¹ , Chen Chen ¹ , Yang Chen ² , Xin-Ru Han ² , Shi-Ran Zhang ² , Jing-Lun Ma ² , Bing-Hui Lin ² , Xin-Wen Huang ² , Ying-Yi Chen ² and Xian-Wen Su ² ¹ <i>Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, China</i> ² <i>ChangXin Memory Technologies, Inc. Ltd, Hefei, China</i>	
Silicon Partial Etch Defect Researches in BSI CMOS Image Sensor Process Product	329
Hebao Liu ¹ , Xiaoyu Li ² , Qixin Wu ¹ , Ji Feng ² , Zhe Wang ² , Dongmei Zhai ² and Fanyan Meng ¹ ¹ <i>School of Mathematics and Physics, University of Science and Technology Beijing, China</i> ² <i>Semiconductor Manufacturing International Corporation, Beijing, China</i>	
Hard Mask Etch Process Development For Patterning 60nm Magnetic Tunnel Junction	332
Xiaohui Li, Hailong Liu, Ruiping Zhu, Jipeng Liu, Zhongyi He and Qingjun Zhou <i>Beijing NAURA Microelectronics Equipment Co. Ltd, Beijing, China</i>	

Chapter IV – Thin Film, Plating and Process Integration

- Increasing the Post Halo Implantation Anneal Temperature for the Effective Improvement of Threshold Voltage Roll-off Induced by the Unique Non-uniform Boron Diffusion from the Embedded Source/Drain** 335
Run-Ling Li and Yu-Long Jiang
State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China
- Investigation of Nanosheet Deformation During Channel-Release in Gate-All-Around Nanosheet Transistors** 338
Jingwen Yang¹, Kun Chen^{1,2}, Xin Sun¹, Dawei Wang¹, Qiang Wang¹, Tao Liu¹, Ziqiang Huang¹, Zhecheng Pan¹, Saisheng Xu¹, Chunlei Wu^{1,2}, Min Xu^{1,2} and David Wei Zhang^{1,2}
¹*School of Microelectronics, Fudan University, Shanghai, China*
²*Shanghai Integrated Circuit Manufacturing Innovation Center Co., Ltd, Shanghai, China*
- The Application of Lau's Schottky-Poole-Frenkel Theory to Distinguish Leakage Current Mechanisms in High-K MIM Capacitors by Pattern Recognition** 341
W.S. Lau
Nanyang Technological University (Retired), School of EEE, Singapore
- Minimizing Residual Stress of Aluminum Nitride (AlN) Thin Films Using Multi-Step Deposition of DC Pulsed Sputtering** 344
Wei-Lun Chen¹, Shang Shian Yang¹, Ning Hsiu Yuan¹, Wei Yu Zhou¹, Yu-Pu Yang¹, Hsiao-Han Lo², Peter J. Wang², Walter Lai², Yiin-kuen Fuh¹ and Tomi T. Li¹
¹*Department of Mechanical Engineering, National Central University*
²*Delta Electronics, Inc., Taoyuan City, Taiwan, China*
- Silicon Phosphorus Process Uniformity Improvement Study in Advanced Node** 348
Huojin Tu¹, Hui Wang^{1,2}, Li Peng¹, Jiaqi Hong¹, Wangxin Nie¹, Jun Tan¹, Qin Sun¹ and Xinhua Cheng¹
¹*Research and Development Dept., Shanghai Huali Integrated Circuit Corporation, Shanghai, China*
²*School of Information Science and Technology, ShanghaiTech University, Shanghai, China*
- The Study of SiGe Channel Formation for FDSOI** 351
Lan Jiang
Shanghai Huali Integrated Circuit Corporation, 6 Liangteng Rd., Pudong district, Shanghai, China
- Low-Temperature Die to Glass Wafer Bonding Based on Au-Au Atomic Diffusion** 353
Shuchao Bao^{1,2}, Yi Zhong^{1,2}, Yimin He^{2,3}, Ke Li^{1,2}, and Daquan Yu^{1,2}
¹*School of Electronic Science and Engineering, Xiamen University, Xiamen, China*
²*Xiamen Sky Semiconductor Technology Co., Ltd., Xiamen, China*
³*School of Materials Science and Engineering, Xiamen University of Technology, Xiamen, China*
- The Effect of Interfacial and Bulk Free Energies on the Leakage Current Vs Voltage Characteristics of High-K MIM Capacitors Prepared by Atomic Layer Deposition** 356

W.S. Lau <i>Nanyang Technological University (Retired), School of EEE, Singapore</i>	
A Hybrid Modelling Approach for the Digital Twin of Device Fabrication Ze Zheng and Dong Ni <i>College of Control Science and Engineering, Zhejiang University, Hangzhou, China</i>	359
Effects of Coil Surface Current Density on Plasma Characteristics in a PECVD Chamber Jiangjie Zeng, Qinrui Zhang, Jiahong Yu, Yongjie Hu, Xingyu Li and Shiwei Zhuang <i>School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China</i>	362
Aluminum Gap Fill Improvement for 28 HKMG Process Shihao Wang, Zhaoqin Zeng, Yu Bao, Shasha Wang, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	366
Research on the Oxidation Behavior of Titanium Nitride Thin Films and Resistance Simulation Xiaotong Zhang, Zhaoqin Zeng, Yanpeng Cao, Yanyan Zhang, Yu Bao, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	370
Improvement of Aluminum Diffusion in HKMG Process Xiaoyang Xi, Zhaoqin Zeng, Yu Bao, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	374
Investigation of 14 nm Contact Tungsten Gap-Filling Performance Xiaofang Wang, Jiazhang Xu, Zhiqi Yuan, Yingbo Cheng, Zhaoqin Zeng, Yu Bao, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	378
Review and Thermo-Fluids Numerical Modeling on Electrostatic Chuck Peng Feng ^{1,2} , Taide Tan ² , Yujie Ji ¹ , Yaxin Zhang ² and Toshihisa Nozawa ² ¹ <i>Department of Mechanical Engineering, Shenyang Ligong University, Shenyang, China</i> ² <i>Piotech, Inc, Shenyang, China</i>	381
Film Property Analysis by FTIR on ULK Film Deposition and UV Curing Process Xinchen Cai ¹ , Tianjiao Teng ¹ , Xuanyu Lin ¹ , Peipei Li ¹ , Xinyi Chen ¹ , Zhuo Wang ¹ , Huaqiang Tan ¹ , Qing Mi ² , Bo Zhang ² and Jintao Liu ² ¹ <i>piotech Technology Co., Ltd., Shenyang, Liaoning Province, China</i> ² <i>SMNC Co., Ltd., Beijing Economic and Technological Development Zone, China</i>	384
Analysis of Influence to Gate Stack of EEPROM Using Cl Doped Re-Oxidation Hong Zhang ¹ and Po-Yu Huang ² ¹ <i>School of Microelectronics, Fudan University, Shanghai, China</i> ² <i>Technical Marketing, Zing Semiconductor Corporation, Shanghai, China</i>	388
The Effect of STI Divot on Planner Logic Device Performance Study Zhenchao Sui ^{1,2} , Yongqiang Che ¹ , Wenrong Hou ¹ , Weichi Cheng ³ and Jingang Wang ¹	392

¹*Semiconductor Manufacturing North China (Beijing) Corporation, Beijing, China*
²*School of Software and Microelectronic, Peking University, Beijing, China*
³*Semiconductor Technology Innovation Center (Beijing) Corporation, Beijing, China*

300 mm Wafer Laser Anneal Process Development for Applications of Multiple Process Condition in Different Zones on Single Wafer 395

Xiaoxu Kang¹, Y uanhao Huang², Wen Luo², Jianrui Liu², Zhenghui Chu¹, Xiaolan Zhong¹, Min Zhang¹, Xiaoqiang Zhou¹, Kaiyan Zang¹, Ming Li¹, Limin Zhu³, Hanwei Lu³ and Bo Zhang³

¹*Process Technology Department, Shanghai IC R&D Center, Shanghai, China*

²*Shanghai Micro Electronics Equipment (Group) Co., Ltd., Shanghai, China*

³*PIE Department III, Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China*

A Strategy of Eliminating Salicide Block Film Bubbles 398

Hualun Chen, Junwen Liu and Chao Bao

Huahong Semiconductor (WUXI) Limited, Wuxi, China

TaN Based Metal-Insulator-Metal Capacitor with Excellent Long-Term Reliability 401

Hualun Chen, Linlin Zhang, Hongxu Yang and Junwen Liu

Huahong Semiconductor (Wuxi) Limited, Wuxi, China

A Strategy of Eliminating Silicon Dislocation in 55 nm Node Technology 405

Hualun Chen, Chao Bao, Jiawei Gu, Junwen Liu and Zhongcai Niu

Huahong Semiconductor (Wuxi) Limited, Wuxi, China

12-inch 90 nm BCD Process Optimization: Reducing Wafer Edge LDMOS Leakage 409

Hualun Chen, Li Wang, Li Xiao, Yong Chen, Tian Chen, Guangyuan Lu, Jian Wang and Fan Ji

Huahong Semiconductor (Wuxi) Limited, Wuxi, China

Enhanced Fill of Tungsten in 3D NAND Wordline: A View of Molecular Diffusion 412

Xin Gan

Lam Research (Shanghai) Co., Ltd. Shanghai, China

Effects of Stacked Al₂O₃ / HfO₂ Films Deposited in Deep Trench Isolation on White Pixels Noise 414

Qixin Wu, Hebao Liu, Haitao Jin, Felix Li, Enjoy Yin, Horse Ma and Xinhe Zheng

University of Science and Technology Beijing

Semiconductor Manufacturing International Corporation Beijing, China

An Achievement of Low Resistance Non-Salicide CT on Active Area 417

Bingquan Wang, Simmons Zhang, Zhigao Wang

Semiconductor Manufacturing International Corp., Beijing, China

Chapter V – CMP and Post-Polish Cleaning

- Developing of CMP Head-To-Head Compensation Function For Gate Height Uniformity Control** 420
 Yurong Que¹, Xing Ma¹, Shuxiang Wang¹, Jian Zhang¹, Haifeng Zhou¹, Jingxu Fang² and Yu Zhang²
Advanced Module Technology Dept., Shanghai Huali Integrated Circuit Corp., Shanghai, China
- Several Strategies for Aluminum Metal Gate Chemical Mechanical Planarization Scratch Reduction** 424
 Q. X. Hong, P. L. Zhu, F. Luo, D. C. Liu, J. Zhang, H. F. Zhou, J. X. Fang and Y. Zhang
Shanghai Huali Integrated Circuit Corporation, Shanghai, China
- Mark Damage Phenomenon Caused by Superimposed CMP Dishing on Large-Area STI Regions** 428
 Xu WenSheng^{1,2}, Ba You¹, Chen YongBo¹, Zhu YuJie¹, Li RunLing¹, Ding ShiJin² and Ye JiongHan¹
¹*Shanghai Huali Microelectronics Corporation, Shanghai, China*
²*School of Microelectronics, Fudan University, Shanghai, China*
- Component Optimization of Sapphire Slurry Based on Response Surface Methodology for Chemical Mechanical Polishing** 431
 Minghui Qu^{1,2}, Xinhuan Niu^{1,2}, Yanan Lu^{1,2}, Ziyang Hou^{1,2}, Han Yan^{1,2} and Fu Luo^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Defect Law of Cu/Co Patterned Wafers after Using a Novel Bulk/Barrier Slurry and Cleaning Solution** 435
 Lifei Zhang, Tongqing Wang and Xinchun Lu
State Key Laboratory of Tribology, Tsinghua University, Beijing, China
- Improvement of Cu-CMP EDP Curves for Different Pattern Density** 443
 Yi Xian, Yuanyuan Meng, Lei Zhang, Jian Zhang, Haifeng Zhou and Jingxun Fang
Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China
- Effect of TAZ as An Inhibitor on Electrochemical and CMP Characteristics of Molybdenum** 445
 Pengfei Wu^{1,2}, Baoguo Zhang^{1,2}, Ye Wang^{1,2}, Mengchen Xie^{1,2}, Ye Li^{1,2} and Haoran Li^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Effect of OA and JFCE as Surfactants on the Stability of Copper Interconnection CMP Slurry** 448
 Han Yan^{1,2}, Xinhuan Niu^{1,2}, Fu Luo^{1,2}, Minghui Qu^{1,2} and Yinchun Zhang^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin 300130, China*

Effect of Different Complexing Agents on Chemical Mechanical Polishing of Copper Film	451
Fu Luo ^{1,2} , Xinhuan Niu ^{1,2} , Han Yan ^{1,2} and Minghui Qu ^{1,2}	
¹ <i>School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China</i>	
² <i>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China</i>	
 Improvement of Sensitivity of Eddy Current Thickness Sensors with Ferrite Core for CMP Process	 454
Chengxin Wang, Tongqin Wang, Fangxin Tian, Bangxu Liu and Xinchun Lu	
<i>State Key Laboratory of Tribology, Tsinghua University, Beijing, China</i>	
 Dishing Improve in Advanced Technology Nodes	 457
Yu Yang, Wei Zhao, Runcai Xiao, Hu Li, Jian Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 An Optimized Method for Cu CMP Dishing Improvement	 460
Lei Zhang, Yuanyuan Meng, Yi Xian, Jian Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 Study on the Correlation Between CMP Cu Loading and EDP Curve	 463
Yuanyuan Meng, Yixian, Lei Zhang, Jian Zhang, Haifeng Zhou and Jingxun Fang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 Tungsten CMP Consumable Localization study at 28nm Technology Node	 466
Shaojia Zhu, Mingfei Yu, Hongming Pan, Yibin Li, Lei Zhang, Jian Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 An Optimized Monitoring Method for 28HK ILDCMP	 469
Jingjing Li, Hongming Pan, Mingfei Yu, Shaojia Zhu, Feng Shi, Jian Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 CMP Scratch Improve in Advanced Technology Nodes	 472
Weiran Sun, Yu Yang, Hu Li, Wei Zhao, Runcai Xiao, Jian Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang	
<i>Advanced Module Technology Development, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
 Study on Preparation and Polishing Performance of Ceria Slurry	 475

Ye Wang^{1,2}, Baoguo Zhang^{1,2}, Pengfei Wu^{1,2}, Mengchen Xie^{1,2}, Ye Li^{1,2} and Haoran Li^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology
Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Galvanic Corrosion Caused by Device Structure in Chemical Mechanical Planarization 478

Lei Wang^{1,2}, Guilin Chen¹, Luping Liu¹, Xinchun Lu²
¹*Zhejiang Hikstor Technology Co. Ltd., Hangzhou, China*
²*State Key Laboratory of Tribology, Tsinghua University, Beijing, China*

Post CMP Cleaning Study of Ceria Slurry 480

Lei Wang^{1,2}, Luping Liu¹, Zhen Li¹, Changzhen Jia³, Shoutian Li³, Xinchun Lu²
¹*Zhejiang Hikstor Technology Co. Ltd., Hangzhou, China*
²*State Key Laboratory of Tribology, Tsinghua University, Beijing, China*
³*Anji Microelectronics Technology (Shanghai) Co. Ltd., Shanghai, China*

Chapter VI – Metrology, Reliability and Testing

Study on Weighted Binary Classifier with Imbalanced SEM Defect Data 484

Hairong Lei, Cho Teh, Lingling Pu and Qian Dong
ASML, San Jose, USA

Advanced Modeling Techniques Expand the Applications of Picosecond Laser Acoustics for RF Process Monitoring 487

Johnny Dai¹, Cheolkyu Kim², Robin Mair¹ and Priya Mukundhan¹
¹*Onto Innovation, Budd Lake, New Jersey, USA*
²*Onto Innovation, Bundang-gu, Sungnam-si, Gyunggi-do, Korea*

All Side Optical Chipping Inspection of Dice in A Die Attach Machine at High Throughput 490

Norbert Ackerl, Anton Rigner, Andreas Wiedmer, Rudolf Grüter, and Katharina Schmeing
Besi Switzerland AG, Steinhausen, Switzerland

Review of Micro- And Nanoprobe Metrology for Direct Electrical Measurements on Product Wafers 493

Benny Guralnik^{1,2}, Peter F. Nielsen¹, Dirch H. Petersen², Ole Hansen², Lior Shiv¹, Wilson Wei¹, Thomas A. Marangoni², Jonas D. Buron¹, Frederik W. Østerberg¹, Rong Lin¹, Henrik H. Henriksen¹ and Mikkel F. Hansen¹
¹*CAPRES – a KLA company, Lyngby, Denmark*
²*Technical University of Denmark, Lyngby, Denmark*

An Industry Example to Reduce the Test Time by Optimizing Data Extraction Method 497

Xiaofeng Liang and Deguang Zheng
Wafer Test Department, NXP semiconductor (China) Ltd., Tianjin, China

High Inheritability and Flexibility Smarttest8 Testmethod Library on Ultra-High- 501

Speed SERDES Measurement	
Jiaying Xiang, Yichen Xiao, Juyang Sun, Qingqing Xia and Yanfen Fang <i>Advantest, Shanghai, China</i>	
The Flexible and Inheritable SMT7 Solution for High-Speed DDR PHY IP With IJTAG	505
Yichen Xiao ¹ , Hao Wu ² and Xin Song ³ ¹ <i>Advantest (China) Co. Ltd, Shanghai, China</i>	
An ATE Solution for High Resolution ADC/DAC	508
Feng Qin and Mitch Royals <i>Advantest (China) Co., Ltd</i>	
Towards Lean Front End IC Manufacturing (with AMHS implants)	511
George W Horn <i>Middlesex Industries SA</i>	
Study on Stress Migration of FCQFN Package with Unbalanced Arrangement of Bumps	514
Shuanshe Chao ² , Xinyi Lin ² , Dan Yang ² , Na Mei ² , Tuobei Sun ² and Keqing Ouyan ¹ ¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology, ZTE Corporation, Shenzhen, China</i> ² <i>Department of Packaging and Testing, ZTE Corporation, Shenzhen, China</i>	
Machine Learning Based Aging Critical Path Selection	518
Keqing Ouyang ^{1,2} , Jiadong Yao ² , Qi Wei ^{1,2} , Chenfei Wu ^{1,2} and Guohua Zhou ^{1,2} ¹ <i>State Key Laboratory of Mobile Network and Mobile Multimedia Technology, China</i> ² <i>Sanechips Technology Co., Ltd, Shenzhen, Guangdong, China</i>	
Digital Defect Traceability across Sapphire Processing: Case Study on Micro-LED Chain	521
Ivan Orlov ¹ , Gourav Sen ² and Frédéric Falise ¹ ¹ <i>Scientific Visual, Lausanne, Switzerland</i> ² <i>Fametec-Ebner GmbH, Leonding, Austria</i>	
Research on Reliability Optimization Mechanism of 28HKMG Technology	524
Weiwei Ma, Ran Huang, Yamin Cao and Wei Zhou <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
Effective Usage of Attenuators on Production Test	527
Hao Chen, XueQuan Chen and Qin Feng <i>Advantest (China) Co., Ltd, Shanghai, China</i>	
MCU+ Test Solution on V93000 SmartTest8	530
Tianyu Zhang, Lei Zhu and Wenyu Zhang <i>Advantest, Shanghai, China</i>	
Conditionally Executed Tests, Branching and Algorithmic Binning – Getting It Right	533
Lai-Choon Chan <i>Applications Development Centre, Teradyne Asia Pte Ltd, Singapore</i>	

Study of Negative Charge Accumulation Mechanism and Removal Method on the Wafer Surface in Via Photo Development Process	536
<i>Haihua Chen, Shaojian Hu, Xiaobing Liu, Heguang Shi, Manhua Shen, and Yushu Yang Shanghai IC R&D Center, Shanghai, China</i>	
14 Bits Current DAC Testing with 16 Bits Instruments	539
<i>Pio Marcozzi¹ and Luffy Jin² ¹Teradyne SEG, Milan, Italy ²Teradyne SEG, Hefei, China</i>	
A Neural Network Approach to Analyze FDC Data in Semiconductor Manufacture	542
<i>Wei Yu, Xu Chen, Guiyun Mao, Yong Wang and Zhengying Wei E1, HLMC, Zhangjiang Hi-Tech Park, Shanghai, China</i>	
A Voltage Screen Model and Method For Early Failure Screening	545
<i>Wen Ying, Canny Chen, Kelly Yang Q&R, Semiconductor Manufacturing International Corporation (SMIC) Shanghai, China</i>	
Study and Improvement on Measurement Accuracy of Image BSED Overlay	548
<i>Zhi-Feng Gan and Xiao-Chi Xu Technology R&D, Semiconductor Manufacturing International Corp., Pudong New Area, Shanghai, China</i>	
Tiny SADP Defect Detection and Reduction for 19nm NAND Flash Technology Semiconductor Manufacturing Engineering	551
<i>QiuFeng Cao, Qiliang Ni and Jianye Song Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Optimization of ESD Diode Design for RF Applications in FinFET Technology	554
<i>Mingxing Zhou, TongQing Zhu and Lifei Zhang Semiconductor Manufacturing International (Shanghai) Corporation, Shanghai, China</i>	
Different Module's Process Affect to Poly Pattern Etch Stick Particle	557
<i>Jiayi Fu, Qiliang Ni and Chao Han Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Classification of Wafer Backside Images Via Faster-RCNN Based Neural Network	560
<i>Junjun Zhuang¹, Guiyun Mao¹, Yong Wang¹, Xu Chen¹, Yansheng Wang² and Zhengying Wei¹ ¹Shanghai Huali Microelectronics Corporation, Shanghai, China ²Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
WAT Throughput Improved by Algorithm Optimization	564
<i>Tong Chen, Liang Wang, Guiyun Mao and Xun Chen Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Anomaly Detection of Semiconductor Processing Data Based On DTW-LOF Algorithm	569
<i>Wang Yong, Mao Guiyun, Chen Xu and Wei Zhengying Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	

Reason Forecast with BERT on Test Result Alarm in Semiconductor Fab 572
Meng Xue, Xu Chen, Guiyun Mao, Yong Wang and Zhengying Wei
Shanghai Huali Microelectronics Corporation, Shanghai, China

Virtual Metrology of WAT Value with Machine Learning Based Method 574
Tao Zhou¹, Xuling Diao¹, Yiyi Jiang², Shiyuan Wen², Xuelong Shi¹, Quan Jing² and Chen Li¹
¹*Shanghai Integrated Circuits R&D Center Co., Ltd., Shanghai, China*
²*Shanghai Huali Microelectronics Corporation, Shanghai, China*

Hybrid Solutions for Root Cause Tracing of Random Alarm on Etch Tool 576
Xuling Diao¹, Yiyi Jiang², Shiyuan Wen², Xuelong Shi¹, Quan Jing², Chen Li and Tao Zhou¹
¹*Shanghai Integrated Circuits R&D Center Co., Ltd., Shanghai, China*
²*Shanghai Huali Microelectronics Corporation, Shanghai, China*

The Type and Solution of Inline Poly Residue Defect for 28 HK Process Improvement 579
Min Wan, Hunglin Chen, Kai Wang, Yin Long and Hao Guo
Shanghai Huali Microelectronics Corporation, Shanghai, China

Study of the Degradation in LDMOS with STI Technology and Improve the Reliability with Several Methods 582
Xiaoming Zhang^{1,2}, Donghua Liu² and Wensheng Qian²
¹*School of Information Science and Technology, ShanghaiTech University, Shanghai, China*
²*HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China*

Chapter VII – Packaging and Assembly

Integration Strategy on Low-Cost Chip-First Fan-Out Panel Level Packaging 585
Cheng-Tar Wu, Junbo Jiang, Mengqiang Li, Chen Xian and Minghao Shen
Chengdu ESWIN System IC Co., Ltd., Chengdu, Sichuan Province, China

Development and Application of Electroplating Copper Products with Low or Zero Internal Stress 589
Yun Zhang¹, Jing Wang¹, Peipei Dong¹, Xingxing Zhang¹, Wei Zhao¹, Michael Herkommer², Klaus Leyendecker² and Volker Wohlfarth²
¹*Suzhou Shinhao Materials LLC, Suzhou, Jiangsu, China*
²*Umicore Galvanotechnik GmbH, Schwaebisch Gmuend, Germany*

Design and Fabrication of High-Q IPDS for Process Design Kits on Glass Substrate 593
Haozhe Ma^{1,2}, Zhihui Hu^{1,2}, Qing Zhou^{1,2}, Jiabin Chen² and Daquan Yu^{1,2}
¹*School of Electronic science and Engineering, Xiamen University, Xiamen, China*
²*Xiamen Sky Semiconductor Co., Ltd, Xiamen, China*

Investigation on Yield Improvement of Fan-Out Wafer-Level Packaging	596
Kai Zhu ² , Shuanshe Chao ² , Yang Chen ² , Na Mei ² , Jianmin Fang ² , Tuobei Sun ² and Keqing Ouyang ¹	
¹ State Key Laboratory of Mobile Network and Mobile Multimedia Technology	
² Department of Packaging and Testing, ZTE Corporation, Shenzhen, China	
Assembly Reflow Process Effect on Interlayer Dielectric Crack and New Finding of Failure Analysis	599
Suming Wang, Zhidan He, Wenyuan Chen and Honghu Ji	
TF-AMD, Suzhou, China	
The Study on Warpage of Epoxy Molding Compound	603
Yangyang Duan, Wei Tan, Hongjie Liu, Lanxia Li, Dandan Fan, Lingling Li and Xingming Cheng	
Jiangsu Hua Hai Cheng Ke Advanced Material Co. Ltd., Lianyungang, China	
State of the Art Metal Deposition System for Advanced UBM, RDL and Fan-Out Wafer Level Packaging	607
Clinton Goh, Junqi Wei, Tuck Foong Koh, Kang Zhang, Kelvin Boh, Hannah Tang and Bridger Hoerner	
Applied Materials Singapore Technology Pte Ltd.	
Glass Carriers for Advanced Packaging	610
James Li and Jay Zhang	
Corning Incorporated, New York, USA	
Dielectric Property Design Based on BaTi₂O₅ Nanorods and BaTiO₃ Nanoparticles Couple and its Application in Embedded Capacitor	613
Wenzhong Zou ¹ , Guoyun Zhou ^{1,2} , Wei He ^{1,2} , Shouxu Wang ^{1,2} , Baoliang Ren ³ , Zesheng Wen ⁴ , Quanyong Wang ⁴ and Yongqiang Xu ⁴	
¹ School of Materials and Energy, University of Electronic Science and Technology of China, Chengdu, China	
² Jiangxi Electronic Circuit Research Center of UESTC, Pingxiang, China	
³ Pingxiang Fengdaxing Circuits Co., Ltd., Pingxiang, China	
⁴ Ganzhou Sun & Lynn Circuits Co., Ltd., Ganzhou, China	
Optimization of Wafer Dicing-Saw to Reduce the Chipping Defect by Using the Response Surface Methodology	616
Hong Zhang ¹ , WeiFeng Wang ² and Po-Yu Huang	
¹ School of Microelectronics, Fudan University, Shanghai, China	
² Zing Semiconductor Corporation, Shanghai, China	
The Research on Small "Dead Zones" Packaging Technology for Mass Production of Silicon Photomultiplier	620
Yuxiao Liu, Xingan Zhang, Yang Shao, Yongqiang Yan, Heng Yi, Ru Yang, Kun Liang and Dejun Han	
College of Nuclear Science and Technology, Beijing Normal University, Beijing, China	
Fine - Pitch Cu - Sn Transient - Liquid - Phase Bonding Based on Reflow and Pre -	624

Bonding

Yunfan Shi¹, Zilin Wang¹ and Zheyao Wang^{1,2}

¹*Institute of Microelectronics, Tsinghua University, Beijing, China*

²*Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China*

A Simple Method for Fine Vertical Interconnection by Stencil Printed Vias on Flexible Printed Circuit Board with Low Temperature Sintering Nano-Silver Paste 627

Xun Xiang¹, Zibai Li¹, Hongjian Zeng², Wei Zheng¹, Chuan Hu¹ and Yao Wang¹

¹*Institute of Semiconductors, Guangdong Academy of Sciences, Guangzhou, China.*

²*Electrical and Electronic Engineering, School of Engineering, Merz Court, Newcastle University, Newcastle Upon Tyne, United Kingdom*

Chapter VIII – MEMS, Sensors and Emerging Semiconductor Technologies

Highly Processable WTSV Modular Manufacturing for Next Generation 3D MEMS/NEMS Integrated System 630

Simian Zhang¹, Xiaonan Deng¹, Yuqi Wang¹, Yifei Wu¹, Shengxian Ke¹, Linsen Li², Chaoyang Xing³, Zhengcao Li¹ and Chen Wang¹

¹*State Key Laboratory of New Ceramics and Fine Processing, Key Laboratory of Advanced Materials of Ministry of Education, School of Materials Science and Engineering, Tsinghua University, Beijing, China*

²*Anhui Province Key Laboratory of Microsystem, The 43rd Research Institute of CETC, Hefei, Anhui, China*

³*Beijing Institute of Aerospace Control Devices, Beijing, China*

Evaluation of Capacitive Humidity Sensor with Polyimide as Sensing Material 634

Xiaoxu Kang¹, Xiaolan Zhong¹, Zhenghui Chu¹, Min Zhang¹, Xiaoqiang Zhou¹, Jiming Qi¹, Qi Jia², Weifa Zhong², Huajian Liang², Xiaozhi Kang³ and Qingqing Sun³

¹*Process Technology Department, Shanghai IC R&D Center, Shanghai, China*

²*Zhuhai SiSensor Technology Co. Ltd., Guangdong, China*

³*State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China*

Quantum Efficiency Enhancement by Optimizing BST Design for NIR CMOS Sensor 637

Chunshan Zhao, Wuzhi Zhang, Yamin Cao and Wei Zhou

Shanghai Huali Integrated Circuit Corporation, Shanghai, China

Device Modeling and Simulation of Ferroelectric Tunnel Junction for Computing-In-Memory Application 639

Yuyao Lu, Linpu Zhai, Bin Gao, Jianshi Tang, Feng Xu, Yue Xi, Qingtian Zhang, Zhigang Zhang, He Qian and Huaqiang Wu

School of Integrated Circuits (SIC), Beijing Innovation Center for Future Chips (ICFC), Tsinghua University, Beijing, China

Polarity-Controllable WSe₂ Transistor Enabled by Inserting a H-BN Layer 642

Zheng Bian^{1,2}, Jialei Miao^{1,2,3}, Tianjiao Zhang^{1,2} and Yuda Zhao^{1,2}
¹*School of Micro-Nano Electronics, Zhejiang University, Hang Zhou, China*
²*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Hang Zhou, China*
³*Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China*

Study on Small Dead Area High-Voltage Silicon PIN Detectors 645

Tiesong Li, Xin He and Min Yu

¹*National Key Laboratory of Nano/Micro Fabrication Technology, Institute of Microelectronics, Peking University, Beijing, China*

Ultra-Fast On-Chip Sensing for PCR Detection with Machine Learning-Based Image Processing Algorithm 648

Jingxuan Shen¹, Lilei Hu^{1,2}, Yichen Zhang², Zhu Chen¹, Liying Liu⁵, Yang Liu¹, Yuqian Ma¹ and Chang Chen^{1,2,3,4,5}

¹*School of Microelectronics, Shanghai University, Shanghai, China*

²*Shanghai Industrial μ Technology Research Institute, Shanghai, China*

³*State Key Laboratory of Transducer Technology, Shanghai Institute of Microsystem and Information Technology Chinese Academy of Sciences, Shanghai, China*

⁴*Shanghai Academy of Experimental Medicine, Shanghai, China*

⁵*Shanghai Si-Gen Biotech Co., Ltd, Shanghai, China*

Based on Deep Learning CD-SEM Image Defect Detection System 652

Shijia Yan, Shenglan Ding, Sen Wang, Cong Luo, Lei Li, Juan Ai, Qiang Shen, Qing Xia, Zhi Li, Qilin Cheng, Shilin Li, Hongwei Dai and Xiangang Hu

Wuhan Xinxin Semiconductor Manufacturing Co., Ltd.(XMC), Wuhan, China

Improving White Pixel Through the Optimization of Structure and Implantation in CIS Device 656

Lu Wang, Cuiyu Mei, Jiong Xu and Chang Sun

Shanghai Huali Microelectronics Corporation, Shanghai, China

Fabrication and Performance Research of Silicon Nanosheet Field Effect Transistor Biosensor 659

Enyi Xiong¹, Zhaohao Zhang², Qingzhu Zhang², Shuhua Wei¹, Qianhui Wei³, Jing Zhang¹, and Jiang Yan¹

¹*School of Information Science and Technology, North China University of Technology, Beijing, China*

²*Key Laboratory of Microelectronic Devices and Integration Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China*

³*State Key Laboratory of Advanced Materials for Smart Sensing GRINM Group Co. Ltd., Beijing, China*

Study on Performance of Si₃N₄ Enhanced Microbolometer with Salicided Polysilicon Thermistor in CMOS Technology 663

Haolan Ma, Yaozu Guo, Ke Wang, Haoyu Zhu, Jiabing Liu and Xiaoli Ji

School of the Electronic Science and Engineering, Nanjing University, Nanjing, China

Influence of B Ions Doping on the Performance of P-Type Silicon Nanowire Field Effect 666

Transistor Biosensor

Jiawei Hu^{1,2}, Qingzhu Zhang², Shuhua Wei¹, Jing Zhang¹, Zhaohao Zhang², Jin biao Liu² and Jiang Yan¹

¹*School of Information Science and Technology, North China University of Technology, Beijing, China*

²*Key Laboratory of Microelectronic Devices and Integration Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China*

An SOI-Based SiGe Heterojunction Phototransistor with Large Operation Current Range 669

Fu Zhu, Hong-Yun Xie, Zi-Hang Wang, Rui-Lang Ji, Yang Xiang, Yin Sha, Dong-Yue Jin and Wan-Rong Zhang

Faculty of Information Technology, Beijing University of Technology, Beijing, China

Chapter IX – Design and Automation of Circuit and Systems

Using Mixed Logic Synthesis Tools in Open-Source FPGA Design Framework 672

Liangtao Shi¹, Yong Xiaoy², Yun Shaoy² and Zhufei Chu^{1,2}

¹*EECS, Ningbo University, Ningbo, China*

²*giga Design Automation Co. Ltd., Shenzhen, China*

Design-for-Recovery Techniques for Combating Chip Aging Issues 675

Xinfei Guo

*University of Michigan – Shanghai Jiao Tong University Joint Institute
Shanghai Jiao Tong University, Shanghai, China*

Analytical Optimization Method for VLSI Global Placement 679

Weijie Chen¹, Haishan Huang¹, Zhipeng Huang² and Jianli Chen^{2,3}

¹*College of Computer and Data Science, Fuzhou University, Fuzhou, China*

²*Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, China*

³*State Key Lab of ASIC & System, Fudan University, Shanghai, China*

Area-aware Optimization of XOR-AND Graph Based on Reed-Muller Logic Expansion 683

Hongwei Zhou¹, Yong Xiao², Yun Shao² and Zhufei Chu^{1,2}

¹*EECS, Ningbo University, Ningbo, China*

²*Giga Design Automation Co. Ltd., Shenzhen, China*

Polynomial Formal Verification of General Tree-Like Circuits 686

Alireza Mahzoon¹ and Rolf Drechsler^{1,2}

¹*Institute of Computer Science, University of Bremen, Bremen, Germany*

²*Cyber-Physical Systems, DFKI GmbH, Bremen, Germany*

AN FPGA-Based Verification Platform for High-Speed Interface IPs 690

C.-Z. Chen^{1,2}, Xuhui Liu¹ and Hanming Wu^{1,2}

¹*Peng Cheng Laboratory, Shenzhen, China*

²*School of Micro-Nano Electronics, Zhejiang University, Hangzhou, China*

Automatic Placement Algorithm of Integrated Circuits for Wire Bond Packaging Application 693

J. Wan and HC. Wang

School of Information Science and Engineering, Fudan University, Shanghai, China

Integrated Superconducting Isolator-Circulator-Isolator Device 696

Rutian Huang¹, Genting Dai¹, Jianshe Liu¹ and Wei Chen^{1,2}

¹*School of Integrated Circuits, Tsinghua University, Beijing, China*

²*Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China*

A Gaussian Process And Multi-Swarm Optimizer Assisted Optimization Approach for Analog Circuit Design 699

Xu Fu¹, Changhao Yan¹, Dian Zhou² and Xuan Zeng¹

¹*State Key Lab of ASIC & System, Fudan University, Shanghai, China*

²*Department of Electrical Engineering, University of Texas at Dallas, Texas, U.S.A*

An Approximating Twiddle Factor Coefficient Based Multiplier for Fixed-Point FFT 702

Songyu Sun¹, Zhicheng Xu¹, Xi Chen¹ and Xunzhao Yin^{1,2}

¹*College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China*

²*Zhejiang Lab, China*

A Fast Timing Analysis and Optimization for Latch-Based Circuits 706

Kaixiang Zhu, Xiao Di, Wai-Shing Luk, Lingli Wang and Jun Tao

School of Microelectronics, Fudan University, Shanghai, China

A Transient-Improved Spike Time Reduction Circuit for LDO 709

Zongyuan Zheng, Chen Zhang, Bo Wang and Xinan Wang

The Key lab of IMS, School of ECE Peking University Shenzhen Graduate School, GuangDong, China

Rule Check of Pad Placement in IC Layout With Yolo V3 713

Chunxi Lin and Tao Su

School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, Guangdong, China