

**2022 IEEE Symposium on VLSI
Technology and Circuits
(VLSI Technology and Circuits 2022)**

**Honolulu, Hawaii, USA
13-17 June 2022**



**IEEE Catalog Number: CFP22VTS-POD
ISBN: 978-1-6654-9773-2**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22VTS-POD
ISBN (Print-On-Demand):	978-1-6654-9773-2
ISBN (Online):	978-1-6654-9772-5
ISSN:	0743-1562

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>From System-On-Chip (SoC) to System on Multi-Chip (SoMC) Architectures: Scaling Integrated Systems Beyond the Limitations of Deep-submicron Single Chip Technologies</p> <p style="padding-left: 20px;"><i>Christopher Patrick, S. C. Song, Irfan Khan, Nader Nikfar, Matt Severson, Shree Pandey, Matt Kaiser, Manav Shah, Pat Lawlor, Deb Marich, Carina Affinito, Rajeev Jain</i></p>	1
<p>Holistic Patterning to Advance Semiconductor Manufacturing in the 2020s and Beyond.....</p> <p style="padding-left: 20px;"><i>Martin Van Den Brink, Anthony Yen, Paul Van Wijnen, Michael Lercel, Boudewijn Sluijk</i></p>	3
<p>A Reference-Free Phase Noise Measurement Circuit Achieving 24.2 Fs Periodic Jitter Sensitivity and 275 Fsrms Resolution with Background Self-Calibration</p> <p style="padding-left: 20px;"><i>Wei-Jhih Jian, Wei-Zen Chen</i></p>	8
<p>A 10-GHz Inductorless Cascaded PLL with Zero-ISF Subsampling Phase Detector Achieving -63-dBc Reference Spur, 175-fs RMS Jitter and -240-dB FOMjitter</p> <p style="padding-left: 20px;"><i>Zunsong Yang, Zule Xu, Masaru Osada, Tetsuya Iizuka</i></p>	10
<p>A Magnetically Coupled Dual-Core 154-GHz Class-F Oscillator with -177.1 FoM and -87 dBc/Hz PN at 1-MHz Offset in a 22-nm FDSOI with Third-Harmonic Extraction</p> <p style="padding-left: 20px;"><i>Sarthak Sharma, Hao Gao, Gernot Hueber, Andrea Mazzanti</i></p>	12
<p>A DPLL-Based Phase Modulator Achieving -46dB EVM with a Fast Two-Step DCO Nonlinearity Calibration and Non-Uniform Clock Compensation</p> <p style="padding-left: 20px;"><i>Zhong Gao, Martin Fritz, Jingchu He, Gerd Spalink, Robert Bogdan Staszewski, Morteza S. Alavi, Masoud Babaie</i></p>	14
<p>A 17-95.6 TOPS/W Deep Learning Inference Accelerator with Per-Vector Scaled 4-bit Quantization for Transformers in 5nm</p> <p style="padding-left: 20px;"><i>Ben Keller, Rangharajan Venkatesan, Steve Dai, Stephen G. Tell, Brian Zimmer, William J. Dally, C. Thomas Gray, Brucek Khailany</i></p>	16
<p>Audio and Image Cross-Modal Intelligence Via a 10TOPS/W 22nm SoC with Back-Propagation and Dynamic Power Gating.....</p> <p style="padding-left: 20px;"><i>Zichen Fan, Hyochan An, Qirui Zhang, Boxun Xu, Li Xu, Chien-Wei Tseng, Yimai Peng, Ang Cao, Bowen Liu, Changwoo Lee, Zhehong Wang, Fanghao Liu, Guanru Wang, Shenghao Jiang, Hun-Seok Kim, David Blaauw, Dennis Sylvester</i></p>	18
<p>TinyVers: A 0.8-17 TOPS/W, 1.7 μW-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge</p> <p style="padding-left: 20px;"><i>Vikram Jain, Sebastian Giraldo, Jaro De Roose, Bert Boons, Linyan Mei, Marian Verhelst</i></p>	20
<p>2.4GHz, Double-Buffered, 4kb Standard-Cell-Based Register File with Low-Power Mixed-Frequency Clocking for Machine Learning Accelerators.....</p> <p style="padding-left: 20px;"><i>Steven Hsu, Amit Agarwal, Mark Anders, Arnab Raha, Raymond Sung, Deepak Mathaikutty, Ram Krishnamurthy, James Tschanz, Vivek De</i></p>	22
<p>A 12nm 121-TOPS/W 41.6-TOPS/mm² All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width for AI Edge Applications.....</p> <p style="padding-left: 20px;"><i>Chia-Fu Lee, Cheng-Han Lu, Cheng-En Lee, Haruki Mori, Hidehiro Fujiwara, Yi-Chun Shih, Tan-Li Chou, Yu-Der Chih, Tsung-Yung Jonathan Chang</i></p>	24

A 1-To-112Gb/s DSP-Based Wireline Transceiver with a Flexible Clocking Scheme in 5nm FinFET	26
<i>Aida Varzaghani, Bardia Bozorgzadeh, Jack Lam, Ankush Goel, Xiaobin Yuan, Mohamed Elzeftawi, Mehran Izad, Sudipta Sarkar, Alberto Baldisserotto, Seong-Ryong Ryu, Steven Mikes, Jeffrey Hwang, Varun Joshi, Shahrzad Naraghi, Darshan Kadia, Mohammad Ranjbar, Paul Lee, Dimitri Loizos, Sotirios Zogopoulos, Shwetabh Verma, Stefanos Sidiropoulos</i>	
A 72GS/s, 8-Bit DAC-Based Wireline Transmitter in 4nm FinFET CMOS for 200+Gb/s Serial Links.....	28
<i>Timothy Dickson, Zeynep Deniz, Martin Cochet, Marcel Kossel, Thomas Morf, Young-Ho Choi, Pier Andrea Francese, Matthias Brändli, Troy Beukema, Christian Baks, Jonathan Proesel, John Bulzacchelli, Michael Beakes, Byoung-Joo Yoo, Hyoungbae Ahn, Dong-Hyuk Lim, Gunil Kang, Sang-Hune Park, Mounir Meghelli, Hyo-Gyuem Rhew, Daniel Friedman, Michael Choi, Mehmet Soyuer, Jongshin Shin</i>	
0.41-PJ/b/dB Asymmetric Simultaneous Bidirectional Transceivers with PAM-4 Forward and PAM-2 Back Channels for 5-m Automotive Camera Link	30
<i>Yunhee Lee, Woonghee Lee, Minkyoo Shim, Soyeong Shin, Woo-Seok Choi, Deog-Kyoon Jeong</i>	
A 9 Gb/s 1.1 V _{pp} Precision Single-Ended Pin Electronics Driver in 40nm CMOS.....	32
<i>Paul Van Der Wagt, Allan Parks, Greg Warwar, Lawrence Choi, Bradley Salz, Shih-Tun Chen, Ron Sartschev, Divyesh Gajjar</i>	
A 200Gb/s PAM-4 Transmitter with Hybrid Sub-Sampling PLL in 28nm CMOS Technology.....	34
<i>Zhongkai Wang, Minsoo Choi, Paul Kwon, Kyoungtae Lee, Bozhi Yin, Zhaokai Liu, Kwanso Park, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon</i>	
A 32.2 TOPS/W SRAM Compute-In-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference.....	36
<i>Hechen Wang, Renzhi Liu, Richard Dorrance, Deepak Dasalukunte, Xiaosen Liu, Dan Lake, Brent Carlton, May Wu</i>	
Neuro-CIM: A 310.4 TOPS/W Neuromorphic Computing-in-Memory Processor with Low WL/BL Activity and Digital-Analog Mixed-mode Neuron Firing	38
<i>Sangyeob Kim, Sangjin Kim, Soyeon Um, Soyeon Kim, Kwantae Kim, Hoi-Jun Yoo</i>	
A 40-nm 646.6TOPS/W Sparsity-Scaling DNN Processor for On-Device Training	40
<i>Zih-Sing Fu, Yu-Chi Lee, Alex Park, Chia-Hsiang Yang</i>	
A 28-nm 25.1 TOPS/W Sparsity-Aware CNN-GCN Deep Learning SoC for Mobile Augmented Reality	42
<i>Wen-Cong Huang, I-Ting Lin, Wen-Ching Chen, Liang-Yi Lin, Nian-Shyang Chang, Chun-Pin Lin, Chi-Shi Chen, Chia-Hsiang Yang</i>	
A 640×480 Indirect Time-Of-Flight Image Sensor with Tetra Pixel Architecture for Tap Mismatch Calibration and Motion Artifact Suppression.....	44
<i>Jubin Kang, Yongjae Park, Jung-Hye Hwang, Jung-Hoon Chun, Jaehyuk Choi, Seong-Jin Kim</i>	
A Hybrid Indirect ToF Image Sensor for Long-Range 3D Depth Measurement Under High Ambient Light Conditions.....	46
<i>Kunihiro Hatakeyama, Yu Okubo, Tomohiro Nakagome, Masahiro Makino, Hiroshi Takashima, Takahiro Akutsu, Takehide Sawamoto, Masanori Nagase, Tatsuo Noguchi, Shoji Kawahito</i>	

A 4-Tap CMOS Time-of-Flight Image Sensor with In-pixel Analog Memory Array Achieving 10Kfps High-Speed Range Imaging and Depth Precision Enhancement	48
<i>Chia-Chi Kuo, Rihito Kuroda</i>	
Imager with Dynamic LSB Adaptation and Ratiometric Readout for Low-Bit Depth 5- μ W Peak Power in Purely-Harvested Systems.....	50
<i>Karim Ali Ahmed, Longyang Lin, Praveenakumar Shivappa Salamani, Massimo Alioto</i>	
A 600mVPP-Input-Range 94.5dB-SNDR NS-SAR-Nested DSM with 4 th -Order Truncation-Error Shaping and Input-Impedance Boosting for Biosignal Acquisition	52
<i>Kyeongwon Jeong, Gichan Yun, Sohmyung Ha, Minkyu Je</i>	
An 81.6dB SNDR 15.625MHz BW 3 rd Order CT SDM with a True TI NS Quantizer.....	54
<i>Seungjong Lee, Taewook Kang, Seungheun Song, Kyumin Kwon, Michael Flynn</i>	
A 100kHz-Bandwidth 98.3dB-SNDR Noise-Shaping SAR ADC with Improved Mismatch Error Shaping and Speed-Up Techniques.....	56
<i>Kazunori Hasebe, Shinichirou Etou, Daisuke Miyazaki, Taiki Iguchi, Yuki Yagishita, Mika Takasaki, Takeru Nogamida, Hiroyuki Watanabe, Tomohiro Matsumoto, Yasushi Katayama</i>	
A First-Order Continuous-Time Noise-Shaping SAR ADC with Duty-Cycled Integrator	58
<i>Hanyue Li, Yuting Shen, Eugenio Cantatore, Pieter Harpe</i>	
A 128-Channel AC-Coupled 1 st -order Δ - $\Delta\Sigma$ IC for Neural Signal Acquisition.....	60
<i>Xiaolin Yang, Marco Ballini, Chutham Sawigun, Wen-Yang Hsu, Jan-Willem Weijers, Jan Putzeys, Carolina Mora Lopez</i>	
A 0.0014 mm ² , 1.18 T Ω Segmented Duty-Cycled Resistor Replacing Pseudo-Resistor for Neural Recording Interface Circuits.....	62
<i>Can Livanelioglu, Woojun Choi, Donghwan Kim, Jiawei Liao, Rosario Incandela, Giorgio Cristiano, Taekwang Jang</i>	
A 260 \times 274 μ m ² 572 nW Neural Recording Micromote Using Near-Infrared Power Transfer and an RF Data Uplink	64
<i>Gabriele Atzeni, Jongyup Lim, Jiawei Liao, Alessandro Novello, Jungho Lee, Eunseong Moon, Michael Barrow, Joseph Letner, Joseph Costello, Samuel R. Nason, Paras R. Patel, Parag G. Patil, Hun-Seok Kim, Cynthia A. Chestek, Jamie Phillips, David Blaauw, Taekwang Jang</i>	
Helix: An Electrochemical CMOS DNA Synthesizer	66
<i>Omid Ghadami, Hongyu Lu, Matthew Chan, Mila Tan, Saeromi Chung, Sang Heon Lee, Matthew T. Holden, Ryan De Ridder, Barry Merriman, Drew A. Hall</i>	
An 8-Core RISC-V Processor with Compute Near Last Level Cache in Intel 4 CMOS	68
<i>Gregory K. Chen, Phil C. Knag, Carlos Tokunaga, Ram K. Krishnamurthy</i>	
Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra	70
<i>Alex Carsello, Kathleen Feng, Taeyoung Kong, Kalhan Koul, Qiaoyi Liu, Jackson Melchert, Gedeon Nyengele, Maxwell Strange, Keyi Zhang, Ankita Nayak, Jeff Setter, James Thomas, Kavya Sreedhar, Po-Han Chen, Nikhil Bhagdikar, Zachary Myers, Brandon D'Agostino, Pranil Joshi, Stephen Richardson, Rick Bahr, Christopher Tornng, Mark Horowitz, Priyanka Raina</i>	

A 22nm 3.5TOPS/W Flexible Micro-Robotic Vision SoC with 2MB eMRAM for Fully-on-Chip Intelligence	72
<i>Qirui Zhang, Hyochan An, Zichen Fan, Zhehong Wang, Ziyun Li, Guanru Wang, Hun-Seok Kim, David Blaauw, Dennis Sylvester</i>	
A 44.3mW 62.4fps Hyperspectral Image Processor for MAV Remote Sensing	74
<i>Yu-Chen Lo, Yi-Chung Wu, Chia-Hsiang Yang</i>	
MAQO: A Scalable Many-Core Annealer for Quadratic Optimization	76
<i>Mohammad Bagherbeik, Wentao Xu, Seyed Farzad Mousavi, Kouichi Kanda, Hirotaka Tamura, Ali Sheikholeslami</i>	
A 39,000 Subexposures/s CMOS Image Sensor with Dual-Tap Coded-exposure Data-memory Pixel for Adaptive Single-shot Computational Imaging.....	78
<i>Rahul Gulve, Navid Sarhangnejad, Gairik Dutta, Motasem Sakr, Don Nguyen, Roberto Rangel, Wenzheng Chen, Zhengfan Xia, Mian Wei, Nikita Gusev, Esther Y. H. Lin, Xiaonong Sun, Leo Hanxu, Nikola Katic, Ameer Abdelhadi, Andreas Moshovos, Kiriakos N. Kutulakos, Roman Genov</i>	
1200x84-Pixels 30fps 64cc Solid-State LiDAR RX with an HV/LV Transistors Hybrid Active-Quenching-SPAD Array and Background Digital PT Compensation	80
<i>Toshiki Sugimoto, Tuan Thanh Ta, Koichi Kokubun, Satoshi Kondo, Tetsuro Itakura, Hisaaki Katagiri, Yutaka Ota, Mitsuhiro Sengoku, Honam Kwon, Keita Sasaki, Hiroshi Kubota, Kazuhiro Suzuki, Katsuyuki Kimura, Akihide Sai</i>	
A 100x80 CMOS Flash LiDAR Sensor with 0.0011mm ² In-Pixel Histogramming TDC Based on Analog Counter and Self-Calibrated Single-Slope ADC.....	82
<i>Su-Hyun Han, Bumjun Kim, Seonghyeok Park, Yongjae Park, Jung-Hoon Chun, Jaehyuk Choi, Seong-Jin Kim</i>	
A 184nW, 121μg/√Hz Noise Floor Triaxial MEMS Accelerometer with Integrated CMOS Readout Circuit and Variation-Compensated High Voltage MEMS Biasing	84
<i>Yimai Peng, Seokhyeon Jeong, Kyojin Choo, Yejoong Kim, Li-Yu Chen, Rohit Rothe, Li Xu, Ilya Gurin, Omid Oliaei, Vadim Tsinker, Stephen Bart, Peter Hartwell, David Blaauw, Dennis Sylvester</i>	
A 12-Bit 8GS/s RF Sampling DAC with Code-Dependent Nonlinearity Compensation and Intersegmental Current-Mismatch Calibration in 5nm FinFET.....	86
<i>Byeongwoo Koo, Sunghan Do, Sangpil Nam, Heewook Shin, Sungno Lee, Eunhye Oh, Jaemin Hong, Jungho Lee, Youngjae Cho, Michael Choi, Jongshin Shin</i>	
A 50 MS/s 65 dB-SNDR Pipelined SAR ADC Using Capacitively Degenerated Two-Stage Dynamic Amplifier.....	88
<i>Hyunchul Yoon, Teawoong Kim, Yigi Kwon, Youngcheol Chae</i>	
A 0.56mW 63.6dB SNDR 250MS/s SAR ADC in 8nm FinFET	90
<i>Jaehoon Lee, Yong Lim, Jongmi Lee, Taejin Jang, Kwonwoo Kang, Jongpil Cho, Seunghyun Oh, Jongwoo Lee</i>	
A 9.8-FJ/conv.-step FoMW 8b 2.5-GS/s Single-Channel CDAC-Assisted Subranging ADC with Reference-Embedded Comparators	92
<i>Jia-Ching Wang, Bing-Yang Li, Tai-Haur Kuo</i>	
RaM-SAR: A Low Energy and Area Overhead, 11.3fJ/conv.-step 12b 25MS/s Secure Random-Mapping SAR ADC with Power and EM Side-channel Attack Resilience.....	94
<i>Ruicong Chen, Hanrui Wang, Anantha Chandrakasan, Hae-Seung Lee</i>	

A 28-GHz Fully-Passive Retro-Reflective Phased-Array Backscattering Transceiver for 5G Network with 24-GHz Beam-Steered Wireless Power Transfer	96
<i>Michihiro Ide, Yuasa Keito, Kato Sena, Dongwon You, Ashbir Aviat Fadila, Jian Pang, Atsushi Shirane, Kenichi Okada</i>	
A 39-GHz CMOS Bi-Directional Doherty Phased-Array Beamformer Using Shared-LUT DPD with Inter-Element Mismatch Compensation Technique for 5G Base-Station	98
<i>Zheng Li, Jian Pang, Yi Zhang, Yudai Yamazaki, Qiaoyu Wang, Peng Luo, Weichu Chen, Yijing Liao, Minzhe Tang, Zhengyan Guo, Yun Wang, Xi Fu, Dongwon You, Naoki Oshima, Shinichi Hori, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada</i>	
A 30GHz-BW < -57dB-IM3 Direct RF Receiver Analog Front End in 16nm FinFET.....	100
<i>Athanasios Ramkaj, Adalberto Cantoni, Gabriele Mangano, Siddharth Devarajan, Michiel Steyaert, Filip Tavernier</i>	
An Ultra-Compact Bidirectional T/R Folded 25.8-39.2GHz Phased-Array Transceiver Front-End with Embedded TX Power Detection/Self-Calibration Path Supporting 64-/256-/512-QAM at 28-/39-GHz Band for 5G in 65nm CMOS Technology.....	102
<i>Wei Zhu, Ruitao Wang, Jian Zhang, Jiawen Wang, Chenguang Li, Yan Wang</i>	
Fully Integrated 2x2 MIMO Real Simultaneous Dual Band WiFi CMOS Power Amplifiers with a Single Inductor Multiple Output Supply Modulation Technique	104
<i>Ji-Seon Paek, Jeong-Kwang Lee, Wan Kim, Jun-Suk Bang, Jongwoo Lee</i>	
A Sparse Convolution Neural Network Accelerator for 3D/4D Point-Cloud Image Recognition on Low Power Mobile Device with Hopping-Index Rule Book for Efficient Coordinate Management.....	106
<i>Qiankai Cao, Jie Gu</i>	
I-FlatCam: A 253 FPS, 91.49 μ J/Frame Ultra-Compact Intelligent Lensless Camera for Real-Time and Efficient Eye Tracking in VR/AR.....	108
<i>Yang Zhao, Ziyun Li, Yonggan Fu, Yongan Zhang, Chaojian Li, Cheng Wan, Haoran You, Shang Wu, Xu Ouyang, Vivek Boominathan, Ashok Veeraraghavan, Yingyan Lin</i>	
A 135.6Tbps/W 2R2W SRAM with 12T Logic Bit-Cell with Vmin Down to 335mV Targeted for Machine-Learning Applications in 6nm FinFET CMOS Technology	110
<i>Nail Etkin Can Akkaya, Gary Chan, H. J. Liao, Yih Wang, Jonathan Chang</i>	
Gain-Cell CIM: Leakage and Bitline Swing Aware 2T1C Gain-Cell eDRAM Compute in Memory Design with Bitline Precharge DACs and Compact Schmitt Trigger ADCs.....	112
<i>Shanshan Xie, Can Ni, Pulkit Jain, Fatih Hamzaoglu, Jaydeep P. Kulkarni</i>	
A 2.54 μ J-ppm ² -FOMS Supply- and Temperature-Independent Time-Locked $\Delta\Sigma$ Capacitance-to-Digital Converter in 0.18- μ m CMOS	114
<i>Seungyeob Baik, Taeryoung Seol, Sehwan Lee, Geunha Kim, Seonghwan Cho, Arup K. George, Junghyup Lee</i>	
An Impedance-Boosted Switched-capacitor Low-noise Amplifier Achieving 0.4 NEF.....	116
<i>Gabriele Atzeni, Rosario Incandela, Youngwoo Ji, Alessandro Novello, Hesam Ghiasi, Giorgio Cristiano, Jiawei Liao, Qiuting Huang, Taekwang Jang</i>	
A 90.9kS/s, 0.7nJ/conversion Hybrid Temperature Sensor in 4nm-Class CMOS.....	118
<i>You Li, David E. Duarte, Yongping Fan</i>	
A 210nW BJT-Based Temperature Sensor with an Inaccuracy of $\pm 0.15^\circ\text{C}$ (3σ) from -15°C to 85°C	120
<i>Teruki Someya, Vincent Van Hoek, Jan Angevare, Sining Pan, Kofi Makinwa</i>	

InP HBT Technologies for sub-THz Communications	122
<i>M. Urteaga, Z. Griffith, A. Arias-Purdue, A. Carter, P. Rowell, J. Hacker, B. Brar</i>	
High Efficiency 29-/38-GHz Hybrid Transceiver Front-Ends Utilizing Si CMOS and GaAs HEMT for 5G NR Millimeter-Wave Mobile Applications.....	124
<i>Youngmin Kim, Hongjong Park, Iljin Lee, Joonhoi Hur, Sangmin Yoo</i>	
5G mmWave Power Amplifier and Low-Noise Amplifier in 300nm GaN-on-Si Technology	126
<i>Qiang Yu, Han Wui Then, Derek Thomson, Jessica Chou, Jeffrey Garrett, Iwen Huang, Ibukunoluwa Momson, Surej Ravikumar, Seahee Hwangbo, Alvaro Latorre-Rey, Ananda Roy, Marko Radosavljevic, Michael Beumer, Pratik Koirala, Nicole Thomas, Nityan Nair, Heli Vora, Samuel Bader, Johann Rode, Jonathan Jensen, Said Rami</i>	
A Packaged 90-To-96GHz 16-Element Phased Array with 18.8/15.8dBm Psat/OP1dB, 14.8% TX PAE in 65nm CMOS Process and +51dBm Array EIRP	128
<i>Wei Zhu, Jian Zhang, Jiawen Wang, Ruitao Wang, Chenguang Li, Kai Wang, Yan Wang</i>	
A 16 GB 1024 GB/s HBM3 DRAM with On-Die Error Control Scheme for Enhanced RAS Features	130
<i>Yesin Ryu, Young-Cheon Kwon, Jae Hoon Lee, Sung-Gi Ahn, Jaewon Park, Kijun Lee, Yu Ho Choi, Han-Won Cho, Jae San Kim, Jungyu Lee, Haesuk Lee, Seung Ho Song, Je Min Ryu, Yeong Ho Yun, Useung Shin, Dajung Cho, Jeong Hoan Park, Jae-Seung Jeong, Sukhan Lee, Kyoung-Hwan Lim, Tae-Sung Kim, Kyungmin Kim, Yu Jin Cha, Ik Joo Lee, Tae Kyu Byun, Han Sik Yoo, Yeong Geol Song, Myung-Kyu Lee, Sunghye Cho, Sung-Rae Kim, Ji-Min Choi, Hyoung Min Kim, Soo Young Kim, Jaeyoun Youn, Myeong-O Kim, Kyomin Sohn, Sangjoon Hwang, Jooyoung Lee</i>	
A 32Mb Embedded Flash Memory Based on 28nm with the Best Cell Efficiency and Robust Design Achievement Featuring 13.48Mb/mm ² at 0.85V	132
<i>Hyunjin Shin, Sangkyung Won, Dohui Kim, Byunghun Choi, Gyusung Kim, Myeonghee Oh, Jaeseung Choi, Jongwook Kye</i>	
A 22nm 32Mb Embedded STT-MRAM Macro Achieving 5.9ns Random Read Access and 5.8MB/s Write Throughput at Up to Tj of 150 °C	134
<i>Takahiro Shimoi, Ken Matsubara, Tomoya Saito, Tomoya Ogawa, Yasuhiko Taito, Yoshinobu Kaneda, Masayuki Izuna, Koichi Takeda, Hidenori Mitani, Takashi Ito, Takashi Kono</i>	
A High Output Power 1V Charge Pump and Power Switch for Configurable, In-Field-Programmable Metal eFuse on Intel 4 Logic Technology.....	136
<i>Stafford Hutchins, Jiabo Li, Atresh Sanne, Zhanping Chen, Mohammad M. Hasan, Uddalak Bhattacharya, Eric Karl, Jaydeep P. Kulkarni</i>	
A 7Gbps SCA-Resistant Multiplicative-Masked AES Engine in Intel 4 CMOS	138
<i>Raghavan Kumar, Vikram Suresh, Sachin Taneja, Mark Anders, Steven Hsu, Amit Agarwal, Vivek De, Sanu Mathew</i>	
On-Chip Laser Voltage Probing Attack Detection with 100% Area Coverage at Above/Below the Bandgap Wavelength and Fully-Automated Design	140
<i>Hui Zhang, Longyang Lin, Qiang Fang, Massimo Alioto</i>	
An Automotive ASIL-D Safety Mechanism in ADC and DAC for Communication Application	142
<i>Kyunghoon Lee, Jinwoo Park, Younghyo Park, Byeongwoo Koo, Sunghan Do, Woongtaek Lim, Sungno Lee, Hyeochul Shin, Eunhye Oh, Youngjae Cho, Michael Choi, Jongshin Shin</i>	

Fully-Digital Broadband Calibration-Less Impedance Monitor for Probe Insertion Detection Against Power Analysis Attacks	144
<i>Viveka Konandur Rajanna, Himadri Singh Raghav, Tianqi Wang, Massimo Alioto</i>	
An FLL-Based Clock Glitch Detector for Security Circuits in a 5nm FINFET Process	146
<i>Sanquan Song, Stephen G. Tell, Brian Zimmer, Sudhir S. Kudva, Nikola Nedovic, C. Thomas Gray</i>	
A 40-Gb/s/pin Low-Voltage POD Single-Ended PAM-4 Transceiver with Timing Calibrated Reset- less Slicer and Bidirectional T-Coil for GDDR7 Application	148
<i>Hyunsub Norbert Rie, Chang Soo Yoon, Jindo Byun, Sucheol Lee, Garam Kim, Joohwan Kim, Junyoung Park, Hyunyoon Cho, Youngdo Um, Hyungmin Jin, Kwangseob Shin, Minsu Jung, Go-Eun Cha, Minjae Lee, Youngmin Kim, Byeori Han, Yuseong Jeon, Jisun Lee, Eunseok Shin, Hyuk-Jun Kwon, Youngdon Choi, Jung-Hwan Choi, Hyungjong Ko</i>	
A 68.7-FJ/b/mm 375-GB/s/mm Single-Ended PAM-4 Interface with Per-Pin Training Sequence for the Next-Generation HBM Controller	150
<i>Jung-Hun Park, Kwang-Hoon Lee, Yongjae Lee, Jung-Woo Sull, Yoonho Song, Sanghee Lee, Hyeonseok Lee, Hoyeon Cho, Jonghyun Oh, Han-Gon Ko, Deog-Kyoon Jeong</i>	
A Low Power TSV I/O with Data Rate Up to 10 Gb/s for Next Generation HBM.....	152
<i>Ji-Young Kim, Taeryeong Kim, Jeonghyeok You, Kiryong Kim, Byoung Mo Moon, Kyomin Sohn, Seong-Ook Jung</i>	
A 0.297-PJ/bit 50.4-Gb/s/wire Inverter-Based Short-Reach Simultaneous Bidirectional Transceiver for Die-to-Die Interface in 5nm CMOS.....	154
<i>Yoshinori Nishi, John W. Poulton, Xi Chen, Sanquan Song, Brian Zimmer, Walker J. Turner, Stephen G. Tell, Nikola Nedovic, John M. Wilson, William J. Dally, C. Thomas Gray</i>	
A 25.78125Gbps Bi-Directional Transceiver with Framed-Pulsewidth Modulation (FPWM) for Extended Reach Optical Links in 28nm CMOS.....	156
<i>Woohyun Kwon, Hyosup Won, Taeho Kim, Ha-Il Song, Hanho Choi, Sejun Jeon, Soon-Won Kwon, Huxian Jin, Jun-Gi Jo, Tai-Young Kim, Jake Eu, Jinho Park, Hyeon-Min Bae</i>	
A 286nW, 103V High Voltage Generator and Multiplexer for Electrostatic Actuation in Programmable Matter.....	158
<i>Yimai Peng, Gordy Carichner, Yejoong Kim, Li-Yu Chen, Rémy Tribhout, Benoît Piranda, Julien Bourgeois, David Blaauw, Dennis Sylvester</i>	
A Shared-Inductor Structure-Reconfigurable Regulating Rectifier (SR-RR) Enabling 6.78-MHz AC-DC Rectification and 1-MHz DC-DC Energy Recycling	160
<i>Fu-Bin Yang, Dao-Han Yao, Po-Hung Chen</i>	
A Scalable Standing-Wave-Oscillator-based Imager with Near-Field-Modulated Pixels Achieving 64% Filling Factor for RF Intraoperative Imaging.....	162
<i>Jun-Chau Chien, Zong-Jun Cheng, Shu-Yan Chuang, Hsiu-Cheng Yeh, Guan-Yu Huang, Hung-Yu Hou, Yi-Ting Chen, Wei-Yang Weng, Chi-Yang Tseng, Liang-In Lin</i>	
A 0.4mm ³ Battery-Less Crystal-Less Neural-Recording SoC Achieving 1.6cm Backscattering Range with 2mm×2mm On-Chip Antenna.....	164
<i>Changgui Yang, Yunshan Zhang, Ziyi Chang, Zhuhao Li, Tianyu Zheng, Yuxuan Luo, Shaomin Zhang, Kedi Xu, Gang Pan, Bo Zhao</i>	

Palm-Sized LiDAR Module with III/V-on-Si Optical Phased Array	166
<i>Kyunghyun Son, Dongjae Shin, Jisan Lee, Bongyong Jang, Dongsik Shim, Hyunil Byun, Changbum Lee, Yongchul Cho, Tatsuhiko Otsuka, Changgyun Shin, Inoh Hwang, Eun Kyung Lee, Kyoungho Ha, Hyuck Choo</i>	
An 8-Bit 56GS/s 64x Time-Interleaved ADC with Bootstrapped Sampler and Class-AB Buffer in 4nm CMOS.....	168
<i>A. Serdar Yonar, Pier Andrea Francese, Matthias Brändli, Marcel Kossel, Thomas Morf, Jonathan E. Proesel, Sergey Rylov, Herschel Ainspan, Martin Cochet, Zeynep Deniz, Timothy Dickson, Troy Beukema, Christian Baks, Michael Beakes, John F. Bulzacchelli, Young-Ho Choi, Byoung-Joo Yoo, Hyoungbae Ahn, Dong-Hyuk Lim, Gunil Kang, Sang-Hune Park, Mounir Meghelli, Hyo-Gyuem Rhew, Daniel Friedman, Michael Choi, Mehmet Soyuer, Jongshin Shin</i>	
A 6.0mW 3.8GS/s 7b VTC/TDC-Assisted Interleaved SAR ADC with 13GHz ERBW	170
<i>Amy Whitcombe, Chun Lee, Asma Kuriparambil Thekkumpate, Somnath Kundu, Jaykant Timbadiya, Abhishek Agrawal, Brent Carlton, Peter Sagazio, Stefano Pellerano, Christopher Hull</i>	
A 12-Bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET	172
<i>Kyoung-Jun Moon, Dong-Ryeol Oh, Young-Hyo Park, Kyung-Hoon Lee, Sun-Jae Park, Sung-No Lee, Hee-Chang Hwang, Hyo-Chul Shin, Young-Jae Cho, Michael Choi, Jong-Shin Shin</i>	
A Relative-Prime Rotation Based Fully On-Chip Background Skew Calibration for Time-Interleaved ADCs	174
<i>Dong-Jin Chang, Seung-Tak Ryu</i>	
A 90.4% Peak Efficiency 48V/1V Three-Level Hybrid Dickson Converter with Gradient Descent Run-Time Optimizer and GaN/Si Hybrid Conversion	176
<i>Minxiang Gong, Xin Zhang, Arijit Raychowdhury</i>	
A 90.7% 4-W 3P4S Hybrid Switching Converter Using Adaptive VCF Rebalancing Technique and Switching Node Dual-Edge t_{dead} Modulation for Extreme 48V/1V Direct DC-DC Conversion	178
<i>Yuanqing Huang, Yogesh Ramadass, D. Brian Ma</i>	
A 5.6W-Power 96.6%-Efficiency Boost-Oriented SIDO Step-Up/Down DC-DC Converter Embedding Buck Conversion with an Energy-Balancing Capacitor.....	180
<i>Gyeong-Gu Kang, Ji-Hun Lee, Se-Un Shin, Gyu-Hyeong Cho, Hyun-Sik Kim</i>	
A Monolithic 48V-To-1V 10A Quadruple Step-Down DC-DC Converter with Hysteretic Copied On-Time 4-Phase Control and $2\times$ Slew Rate All-Hysteretic Mode.....	182
<i>Hyunki Han, Min-Woo Ko, Jeong-Hyun Cho, Gyeong-Gu Kang, Seok-Tae Koh, Hong-Hyun Bae, Hyun-Sik Kim</i>	
A 31-Feature, 80nW, 0.53mm ² Audio Analog Feature Extractor Based on Time-Mode Analog Filterbank Interpolation and Time-Mode Analog Rectification	184
<i>Subhajit Ray, Peter R. Kinget</i>	
Common-Mode Stable Multilevel Output Stage with EMI Reduction Feedback Loop for Class-D Audio Amplifier	186
<i>Naooki Nishimura, Atsushi Matamura, Preston Birdsong, Shaolong Liu, Abhishek Bandyopadhyay, Mariana Markova, Rajeev Morajkar</i>	

A Single-Clock-Phase Sense Amplifier Architecture with 9x Smaller Clock-to-Q Delay Compared to the StrongARM & 6.3dB Lower Noise Compared to Double-Tail	188
<i>Xiaohui Lin, Mohamed Megahed, Tejasvi Anand</i>	
A 3nm GAAFET Analog Assisted Digital LDO with High Current Density for Dynamic Voltage Scaling Mobile Applications	190
<i>Seki Kim, Hyongmin Lee, Yongjin Lee, Dongha Lee, Byeongbae Lee, Jahoon Jin, Susie Kim, Miri Noh, Kwonwoo Kang, Sangho Kim, Takahiro Nomiya, Ji-Seon Paek, Jongwoo Lee</i>	
Fully Integrated Voltage Regulators with Package-Embedded Inductors for Heterogeneous 3D-TSV-Stacked System-in-Package with 22nm CMOS Active Silicon Interposer Featuring Self-Trimmed, Digitally Controlled ON-Time Discontinuous Conduction Mode (DCM) Operation	192
<i>Nachiket Desai, Harish K. Krishnamurthy, Suhwan Kim, Christopher Schaefer, Sheldon Weng, Beomseok Choi, William J. Lambert, Krishnan Ravichandran, James W. Tschanz, Vivek De</i>	
A 97.6%-Efficient 1-2MHz Hysteretic Buck Converter with 7V/ μ s DVS-Rate Enabled by Isosceles-Triangular Shunt Current Push-Pull Technique	194
<i>Hong-Hyun Bae, Jeong-Hyun Cho, Gyeong-Gu Kang, Yousung Park, Hyun-Sik Kim</i>	
A Fully-Integrated 0.9W/mm ² 79.1%-Efficiency 200MHz Multi-Phase Buck Converter with Flying-Capacitor-Based Inter-Inductor Current Balancing Technique	196
<i>Jeong-Hyun Cho, Hong-Hyun Bae, Gyu-Wan Lim, Tae-Hwang Kong, Jun-Hyeok Yang, Hyun-Sik Kim</i>	
A 0.7 mm ² Power Management Unit for Implantable Electroceutical Device with a 91.4 % Peak Efficiency Buck-Based Hybrid Step-up and -down MISIMO Converter	198
<i>Yeonhee Huh, Chisung Bae, Hankyu Lee, Sang Joon Kim</i>	
A 96.5%-Power-Efficiency Hybrid Buck-Boost Photovoltaic Energy Harvester Employing Adaptive FOCV MPPT Control for >98% MPPT Efficiency Across a 10,000 \times Dynamic Range.....	200
<i>Phan Dang Hung, Hongseok Shin, Yechan Park, Nguyen Kim Hoang, Donghee Cho, Sohmyung Ha, Chul Kim, Minkyu Je</i>	
A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET	202
<i>Kuan-Yu Chen, Chi-Sheng Yang, Yu-Hsiu Sun, Chien-Wei Tseng, Morteza Fayazi, Xin He, Siying Feng, Yufan Yue, Trevor Mudge, Ronald Dreslinski, Hun-Seok Kim, David Blaauw</i>	
A 1.1 μ s 1.56Gb/s/mm ² Cost-Efficient Large-List SCL Polar Decoder Using Fully-Reusable LLR Buffers in 28nm CMOS Technology	204
<i>Dongyun Kam, Byeong Yong Kong, Youngjoo Lee</i>	
Non-Linear CNN-based Read Channel for Hard Disk Drive with 30% Error Rate Reduction and Sequential 200Mbits/second Throughput in 28nm CMOS.....	206
<i>Yuwei Qin, Ruben Purdy, Alec Probst, Ching-Yi Lin, Jian-Gang Jimmy Zhu</i>	
NetFlex: A 22nm Multi-Chiplet Perception Accelerator in High-Density Fan-Out Wafer-Level Packaging	208
<i>Teyuh Chou, Wei Tang, Mihai D. Rotaru, Chester Liu, Rahul Dutta, Sharon Lim Pei Siang, David Ho Soon Wee, Surya Bhattacharya, Zhengya Zhang</i>	
NanoWattch: A Self-Powered 3-nW RISC-V SoC Operable from 160mV Photovoltaic Input with Integrated Temperature Sensing and Adaptive Performance Scaling	210
<i>Daniel S. Truesdell, Xinjian Liu, Jacob Breiholz, Shourya Gupta, Shuo Li, Benton H. Calhoun</i>	

Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology.....	212
<i>Yusung Kim, Clifford Ong, Anandkumar Mahadevan Pillai, Harish Jagadeesh, Gwanghyeon Baek, Iqbal Rajwani, Zheng Guo, Eric Karl</i>	
A 14-nm Low Voltage SRAM with Charge-Recycling and Charge Self-Saving Techniques for Low-Power Applications.....	214
<i>Keonhee Cho, Giseok Kim, Jisang Oh, Kiryong Kim, Changsu Sim, Younmee Bae, Mijung Kim, Sangyeop Baeck, Taejoong Song, Seong-Ook Jung</i>	
Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications.....	216
<i>Daniel H Morris, Huichu Liu, Tony F Wu, H Ekin Sumbul, Elnaz Ansari, Alexandre Barachant, Jonathan Reid, Edith Beigne</i>	
4nm Voltage Auto-Tracking SRAM Pulse Generator with Fully RC Optimized Row Auto-Tracking Write Assist Circuits.....	218
<i>Inhak Lee, Dongwook Seo, Yunrong Li, Mijoung Kim, Sangyeop Baeck</i>	
Experimental Demonstration of Novel Scheme of HZO/Si FeFET Reservoir Computing with Parallel Data Processing for Speech Recognition.....	220
<i>E. Nako, K. Toprasertpong, R. Nakane, M. Takenaka, S. Takagi</i>	
3D Reservoir Computing with High Area Efficiency (5.12 TOPS/mm ²) Implemented by 3D Dynamic Memristor Array for Temporal Signal Processing.....	222
<i>Wenxuan Sun, Woyu Zhang, Jie Yu, Yi Li, Zeyu Guo, Jinru Lai, Danian Dong, Xu Zheng, Fei Wang, Shaoyang Fan, Xiaoxin Xu, Dashan Shang, Ming Liu</i>	
Few-Shot Graph Learning with Robust and Energy-efficient Memory-augmented Graph Neural Network (MAGNN) Based on Homogeneous Computing-in-memory.....	224
<i>Woyu Zhang, Shaocong Wang, Yi Li, Xiaoxin Xu, Danian Dong, Nanjia Jiang, Fei Wang, Zeyu Guo, Renrui Fang, Chunmeng Dou, Kai Ni, Zhongrui Wang, Dashan Shang, Ming Liu</i>	
A Novel Ambipolar Ferroelectric Tunnel FinFET Based Content Addressable Memory with Ultra-Low Hardware Cost and High Energy Efficiency for Machine Learning.....	226
<i>Jin Luo, Weikai Xu, Boyi Fu, Zheru Yu, Mengxuan Yang, Yiqing Li, Qianqian Huang, Ru Huang</i>	
A 3V 15b 157 μ W Cryo-CMOS DAC for Multiplexed Spin-Qubit Biasing.....	228
<i>Luc Enthoven, Job Van Staveren, Jiang Gong, Masoud Babaie, Fabio Sebastiano</i>	
Scalable 1.4 μ W cryo-CMOS SP4T Multiplexer Operating at 10 mK for High-fidelity Superconducting Qubit Measurements.....	230
<i>Rohith Acharya, Anton Potocnik, Steven Brebels, Alexander Grill, Jeroen Verjauw, Tsvetan Ivanov, Daniel Perez Lozano, Danny Wan, Fahd A. Mohiyaddin, Jacques Van Damme, A. M. Vadiraj, Massimo Mongillo, Georges Gielen, Francky Catthoor, Jan Craninckx, Iuliana P. Radu, Bogdan Govoreanu</i>	
A 0.31V V _{min} Cryogenic SRAM in 14 nm FinFET for Quantum Computing.....	232
<i>R. Joshi, J. Timmerwilke, K. Tien, M. Yeck, S. Chakraborty</i>	
A Cryogenic CMOS Current Comparator for Spin Qubit Readout Achieving Fast Readout Time and High Current Resolution.....	234
<i>Hiroshi Fuketa, Ippei Akita, Tomohiro Ishikawa, Hanpei Koike, Takahiro Mori</i>	
13-K T _{noise} Cryo-CMOS Parametric Amplifier at 80 mK for Quantum Computers.....	236
<i>Go Eun Baek, Seunghun Bae, Minki Lee, Hyuncheol Park, Kangseop Lee, Jae-Yoon Sim, Moonjoo Lee, Ho-Jin Song</i>	

Computing-In-Memory with SuperFlash® memBrain™ Technology	238
<i>Nhan Do, Hieu Tran, Mark Reiten</i>	
BEOL Compatible Ferroelectric Routers for Run-Time Reconfigurable Compute-in-Memory Accelerators.....	240
<i>A. Khanna, H. Ye, Y. Luo, G. Bajpai, M. San Jose, W. Chakraborty, S. Yu, P. Fay, S. Datta</i>	
A Thousand State Superlattice(SL) FEFET Analog Weight Cell.....	242
<i>K. A. Aabrar, S. G. Kirtania, A. Lu, A. Khanna, W. Chakraborty, M. San Jose, S. Yu, S. Datta</i>	
4 Bits/cell Hybrid 1F1R for High Density Embedded Non-Volatile Memory and Its Application for Compute in Memory.....	244
<i>W.-C. Chen, F. Huang, S. Qin, Z. Yu, Q. Lin, P. C. McIntyre, S. S. Wong, H.-S. P. Wong</i>	
A Wireless Urine Detection System and Platform with Power-Efficient Electrochemical Readout ASIC and ABTS-CNT Biosensor.....	246
<i>Shuenn-Yuh Lee, Hao-Yun Lee, Ding-Siang Ciou, Zhan-Xian Liao, Peng-Wei Huang, Yi-Ting Hsieh, Yi-Chieh Wei, Chia-Yu Lin, Meng-Dar Shieh, Ju-Yi Chen</i>	
A 90-MW Penny-Sized 1.2-gram Wireless EEG Recorder with 12-Channel FDMA Transmitter for Month-Long Continuous Mental Health Monitoring	248
<i>Cheng Chen, Joonseok Yang, Hui Wang, Zhidong Cao, Siavash Kananian, Kevin Chen, Ada S. Y. Poon</i>	
A Galvanically Coupled Electron Paramagnetic Resonance Spectrometer for Deep Tissue Hypoxia Diagnosis.....	250
<i>Luya Zhang, Ali M. Niknejad</i>	
e-G2C: A 0.14-to-8.31 μ J/Inference NN-based Processor with Continuous On-chip Adaptation for Anomaly Detection and ECG Conversion from EGM.....	252
<i>Yang Zhao, Yongan Zhang, Yonggan Fu, Xu Ouyang, Cheng Wan, Shang Wu, Anton Banta, Mathews M. John, Allison Post, Mehdi Razavi, Joseph Cavallaro, Behnaam Aazhang, Yingyan Lin</i>	
Unleash Scaling Potential of 3D NAND with Innovative Xtacking® Architecture.....	254
<i>Zongliang Huo, Weihua Cheng, Simon Yang</i>	
(Why Do We Need) Wireless Heterogeneous Integration (anyway?).....	256
<i>M. Peeters, S. Sinha, X. Sun, C. Desset, G. Gramegna, J. Slabbekoorn, P. Bex, N. Pinho, T. Webers, D. Velenis, A. Miller, N. Collaert, G. Van Der Plas, E. Beyne, M. Huynen, R. Broucke</i>	
SoIC_H Technology for Heterogenous System Integration	258
<i>Chuei-Tang Wang, Chia-Chai Lin, Chih-Hsin Lu, Wei-Ting Chen, Chung-Hao Tsai, Douglas C. H. Yu</i>	
5.12 Tbps Co-Packaged FPGA and Silicon Photonics Interconnect I/O.....	260
<i>Kaveh Hosseini, Edwin Kok, Sergey Y. Shumarayev, Daniel Jeong, Allen Chan, Austin Katzin, Songtao Liu, Radek Roucka, Manan Raval, Minh Mac, Chia-Pin Chiu, Thungoc Tran, Kumar Abhishek Singh, Sangeeta Raman, Yanjing Ke, Chen Li, Li-Fan Yang, Paulo Chao, Haiwei Lu, Fernando Luna, Xiaoqian Li, Tim Tri Hoang, Arnab Sarkar, Asako Toda, Ravi Mahajan, Nitin Deshpande, Conor O'Keefe, Uma Krishnamoorthy, Vladimir Stojanovic, Chris Madden, Chong Zhang, Matt Sysak, Pavan Bhargava, Chen Sun, Mark Wade</i>	

An Embedded Multi-Die Active Bridge (EMAB) Chip for Rapid-Prototype Programmable 2.5D/3D Packaging Technology.....	262
<i>Jie Zhang, Wei Lu, Po-Tsang Huang, Sih-Han Li, Tsung-Yi Hung, Shih-Hsien Wu, Ming-Ji Dai, I-Shan Chung, Wen-Chao Chen, Chin-Hung Wang, Shyh-Shyuan Sheu, Hung-Ming Chen, Kuan-Neng Chen, Wei-Chung Lo, Chih-I Wu</i>	
An 8-Bit 20.7 TOPS/W Multi-Level Cell ReRAM-Based Compute Engine	264
<i>Justin M. Correll, Lu Jie, Seungheun Song, Seungjong Lee, Junkang Zhu, Wei Tang, Luke Wormald, Jack Erhardt, Nicolas Breil, Roger Quon, Deepak Kamalanathan, Siddarth Krishnan, Michael Chudzik, Zhengya Zhang, Wei D. Lu, Michael P. Flynn</i>	
A 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation Between Sub-arrays	266
<i>Hongwu Jiang, Wantong Li, Shanshi Huang, Shimeng Yu</i>	
A 22nm 128-Kb MRAM Row/Column-Parallel In-Memory Computing Macro with Memory-Resistance Boosting and Multi-Column ADC Readout	268
<i>Peter Deaville, Bonan Zhang, Naveen Verma</i>	
In-Memory Approximate Computing Architecture Based on 3D-NAND Flash Memories	270
<i>Po-Hao Tseng, Yu-Hsuan Lin, Feng-Ming Lee, Tian-Cig Bo, Yung-Chun Li, Ming-Hsiu Lee, Kuang-Yeu Hsieh, Keh-Chung Wang, Chih-Yuan Lu</i>	
The Rise of Memory in the Ever-Changing AI Era – from Memory to More-Than-Memory	272
<i>Seok-Hee Lee</i>	
Semiconductor Innovations, from Device to System	276
<i>Yuh-Jier Mii</i>	
Intel 4 CMOS Technology Featuring Advanced FinFET Transistors Optimized for High Density and High-Performance Computing.....	282
<i>B. Sell, S. An, J. Armstrong, D. Bahr, B. Bains, R. Bambery, K. Bang, D. Basu, S. Bendapudi, D. Bergstrom, R. Bhandavat, S. Bhowmick, M. Buehler, D. Caselli, S. Cekli, Vrsk. Chaganti, Y. J. Chang, K. Chikkadi, T. Chu, T. Crimmins, G. Darby, C. Ege, P. Elfick, T. Elko-Hansen, S. Fang, C. Gaddam, M. Ghoneim, H. Gomez, S. Govindaraju, Z. Guo, W. Hafez, M. Haran, M. Hattendorf, S. Hu, A. Jain, S. Jaloviar, M. Jang, J. Kameswaran, V. Kapinus, A. Kennedy, S. Klopccic, D. Krishnan, J. Leib, Y.-T. Lin, N. Lindert, G. Liu, O. Loh, Y. Luo, S. Mani, M. Mlecenko, S. Mocherla, P. Packan, M. Paik, A. Paliwal, R. Pandey, K. Patankar, L. Pipes, P. Plekhanov, C. Prasad, M. Prince, G. Ramalingam, R. Ramaswamy, J. Riley, J. R. Sanchez Perez, J. Sandford, A. Sathe, F. Shah, H. Shim, S. Subramanian, S. Tandon, M. Tanniru, D. Thakurta, T. Troeger, X. Wang, C. Ward, A. Welsh, S. Wickramaratne, J. Wnuk, S. Q. Xu, P. Yashar, J. Young, K. Yoon, N. Young</i>	
Scaled FinFETs Connected by Using Both Wafer Sides for Routing Via Buried Power Rails.....	284
<i>A. Veloso, A. Jourdain, D. Radisic, R. Chen, G. Arutchelvan, B. O'Sullivan, H. Arimura, M. Stucchi, A. De Keersgieter, M. Hosseini, T. Hopf, K. D'Have, S. Wang, E. Dupuy, G. Mannaert, K. Vandersmissen, S. Iacovo, P. Marien, S. Choudhury, F. Schleicher, F. Sebaai, Y. Oniki, X. Zhou, A. Gupta, T. Schram, B. Briggs, C. Lorant, E. Rosseel, A. Hikavyy, R. Loo, J. Geypen, D. Batuk, G. T. Martinez, J. P. Soulie, K. Devriendt, B. T. Chan, S. Demuyneck, G. Hiblot, G. Van Der Plas, J. Ryckaert, G. Beyers, E. Dentoni Litta, E. Beyne, N. Horiguchi</i>	
A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide-Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency	286
<i>K. Zaitso, A. Matsumoto, M. Nishida, Y. Tanaka, H. Yamashita, Y. Satake, T. Watanabe, K. Araki, N. Nei, K. Nakazawa, J. Yamamoto, M. Uehara, H. Kawashima, Y. Kobayashi, T. Hirano, K. Tatani</i>	

Reliable Sub-Nanosecond MRAM with Double Spin-torque Magnetic Tunnel Junctions	288
<i>C. Safranski, G. Hu, J. Z. Sun, P. Hashemi, S. L. Brown, L. Buzi, C. P. D'Emic, E. R. J. Edwards, E. Galligan, M. G. Gottwald, O. Gunawan, S. Karimeddiny, H. Jung, J. Kim, K. Latzko, P. L. Trouilloud, S. Zare, D. C. Worledge</i>	
Wafer-Scale Bi-Assisted Semi-Auto Dry Transfer and Fabrication of High-Performance Monolayer CVD WS ₂ Transistor	290
<i>Ming-Yang Li, Ching-Hao Hsu, Shin-Wei Shen, Ang-Sheng Chou, Yuxuan Cosmi Lin, Chih-Piao Chuu, Ning Yang, Sui-An Chou, Lin-Yun Huang, Chao-Ching Cheng, Wei-Yen Woon, Szuya Liao, Chih-I Wu, Lain-Jong Li, Iuliana Radu, H.-S. Philip Wong, Han Wang</i>	
Ultra-Low Leakage IGZO-TFTs with Raised Source/Drain for $V_t > 0$ V and $I_{on} > 30$ μ A/ μ m	292
<i>S. Subhechha, N. Rassoul, A. Belmonte, H. Hody, H. Dekkers, M. J. Van Setten, A. Chasin, S. H. Sharifi, S. Sutar, L. Magnarin, U. Celano, H. Puliyalil, S. Kundu, M. Pak, L. Teugels, D. Tsvetanova, N. Bazzazian, K. Vandersmissen, C. Biasotto, D. Batuk, J. Geypen, J. Heijlen, R. Delhougne, G. S. Kar</i>	
Extremely Scaled Bottom Gate a-IGZO Transistors Using a Novel Patterning Technique Achieving Record High G _m of 479.5 μ S/ μ m (V_{DS} of 1 V) and f_T of 18.3 GHz (V_{DS} of 3 V).....	294
<i>Chengkuan Wang, Annie Kumar, Kaizhen Han, Chen Sun, Haiwen Xu, Jishen Zhang, Yuye Kang, Qiwen Kong, Zijie Zheng, Yuxuan Wang, Xiao Gong</i>	
Vertical Channel-All-Around (CAA) IGZO FET Under 50 nm CD with High Read Current of 32.8 μ A/ μ m ($V_{th} + 1$ V), Well-performed Thermal Stability Up to 120 °C for Low Latency, High-density 2T0C 3D DRAM Application.....	296
<i>Kailiang Huang, Xinlv Duan, Junxiao Feng, Ying Sun, Congyan Lu, Chuanke Chen, Guangfan Jiao, Xinpeng Lin, Jinhai Shao, Shihui Yin, Jiazhen Sheng, Zhaogui Wang, Wenqiang Zhang, Xichen Chuai, Jiebin Niu, Wenwu Wang, Ying Wu, Weiliang Jing, Zhengbo Wang, Jeffrey Xu, Guanhua Yang, Di Geng, Ling Li, Ming Liu</i>	
Scaling Dual-Gate Ultra-thin a-IGZO FET to 30 nm Channel Length with Record-high G _m ,max of 559 μ S/ μ m at $V_{DS}=1$ V, Record-low DIBL of 10 mV/V and Nearly Ideal SS of 63 mV/dec	298
<i>Kaipei Chen, Jiebin Niu, Guanhua Yang, Menggan Liu, Wendong Lu, Fuxi Liao, Kailiang Huang, Xinlv Duan, Congyan Lu, Jiawei Wang, Lingfei Wang, Mengmeng Li, Di Geng, Chao Zhao, Guilei Wang, Nianduan Lu, Ling Li, Ming Liu</i>	
Compact Modeling of IGZO-Based CAA-FETs with Time-zero-instability and BTI Impact on Device and Capacitor-less DRAM Retention Reliability	300
<i>Jingrui Guo, Ying Sun, Lingfei Wang, Xinlv Duan, Kailiang Huang, Zhaogui Wang, Junxiao Feng, Qian Chen, Shijie Huang, Lihua Xu, Di Geng, Guangfan Jiao, Shihui Yin, Zhengbo Wang, Weiliang Jing, Ling Li, Ming Liu</i>	
Multi-Bit Per-cell 1T SiGe Floating Body RAM for Cache Memory in Cryogenic Computing.....	302
<i>W. Chakraborty, P. Shrestha, A. Gupta, R. Saligram, S. Spetalnick, J. Campbell, A. Raychowdhury, S. Datta</i>	
First Demonstration of 1-Bit Erase in Vertical NAND Flash Memory	304
<i>Ho-Nam Yoo, Jong-Won Back, Nam-Hun Kim, Dongseok Kwon, Byung-Gook Park, Jong-Ho Lee</i>	
High Performance Thermally Resistant FinFETs DRAM Peripheral CMOS FinFETs with V_{TH} Tunability for Future Memories	306
<i>R. Ritzenthaler, E. Capogreco, E. Dupuy, H. Arimura, J. P. Bastos, P. Favia, F. Sebaai, D. Radisic, V. T. H. Nguyen, G. Mannaert, B. T. Chan, V. Machkaoutsan, Y. Yoon, H. Itokawa, M. Yamaguchi, Y. Chen, P. Fazan, S. Subramanian, A. Spessot, E. Dentoni Litta, S. Samavedam, N. Horiguchi</i>	

Optimal Cell Structure/Operation Design of 3D Semicircular Split-Gate Cells for Ultra-high-density Flash Memory	308
<i>T. Morooka, T. Ishikawa, M. Komura, T. Kato, Y. Koyama, Y. Han, Y. Sugawara, D. Kuwabara, Y. Arayashiki, A. Murayama, K. Nishiyama, K. Sugimae, T. Ogura, H. Takeda, N. Kariya, Y. Goki, S. Konuma, Y. Kamiya, H. Yamashita, H. Shiga, K. Itagaki, R. Tanaka, T. Maeda, N. Ohtani, M. Fujiwara</i>	
First Demonstration of Ge ₂ Sb ₂ Te ₅ -Based Superlattice Phase Change Memory with Low Reset Current Density (~3 MA/cm ²) and Low Resistance Drift (~0.002 at 105°C).....	310
<i>Asir Intisar Khan, Christopher Perez, Xiangjin Wu, Byoungjun Won, Kangsik Kim, Heungdong Kwon, Pranav Ramesh, Kathryn M. Neilson, Mehdi Asheghi, Krishna Saraswat, Zonghoon Lee, Il-Kwon Oh, H.-S. Philip Wong, Kenneth E. Goodson, Eric Pop</i>	
Enhanced Performance and Low-Power Capability of SiGeAsSe-GeSbTe 1S1R Phase-change Memory Operated in Bipolar Mode	312
<i>Taras Ravsher, Daniele Garbin, Andrea Fantini, Robin Degraeve, Sergiu Clima, Gabriele Donadio, Shreya Kundu, Hubert Hody, Wouter Devulder, Jan Van Houdt, Valeri Afanas'Ev, Romain Delhougne, Gouri Kar</i>	
8-Layer 3D Vertical Ru/AlO _x N _y /TiN RRAM with Mega-Ω Level LRS for Low Power and Ultrahigh-density Memory	314
<i>Shengjun Qin, Maryann Tung, Emma Belliveau, Shuhan Liu, Jimin Kwon, Wei-Chen Chen, Zizhen Jiang, S. Simon Wong, H.-S. Philip Won</i>	
Highly Reliable 40nm Embedded Dual-Interface-Switching RRAM Technology for Display Driver IC Applications.....	316
<i>L. Zhao, Z. Chen, D. Manea, S. Li, J. Li, Y. Zhu, Z. Sui, Z. Lu</i>	
Demonstration of High Endurance Capability on Mega-Bit RRAM Macro and Model of Ppm Level Failures	318
<i>Chang-Feng Yang, Chun-Yu Wu, Meng-Chun Shih, Ming-Ta Yang, Ming-Han Yang, Yu-Tien Wu, Ta-Chun Chien, Chih-Wei Lai, Shih-Chi Tsai, Wen-Ting Chu, Arthur Hung</i>	
Improving the SiGeAsTe Ovonic Threshold Switching (OTS) Characteristics by Microwave Annealing for Excellent Endurance (> 10 ¹¹) and Low Drift Characteristics	320
<i>Jangseop Lee, Seonghun Kim, Sangmin Lee, Sanghyun Ban, Seongjae Heo, Donghwa Lee, Oleksandr Mosendz, Hyunsang Hwang</i>	
Thermal Studies of BEOL-Compatible Top-Gated Atomically Thin ALD In ₂ O ₃ FETs	322
<i>Pai-Ying Liao, Sami Alajlouni, Mengwei Si, Zhuocheng Zhang, Zehao Lin, Jinhyun Noh, Calista Wilk, Ali Shakouri, Peide D. Ye</i>	
First Fire-Free, Low-voltage (~1.2 V), and Low Off-current (~3 nA) SiO _x Te _y Selectors.....	324
<i>S. Vaziri, I. M. Datye, E. Ambrosi, A. I. Khan, H. Kwon, C. H. Wu, C. F. Hsu, J. Guy, T. Y. Lee, H.-S. P. Wong, X. Y. Bao</i>	
Sub-10nm Ultra-thin ZnO Channel FET with Record-High 561 μA/μm ION at V _{DS} 1V, High μ-84 cm ² /V-s and 1T-1RRAM Memory Cell Demonstration Memory Implications for Energy-Efficient Deep-Learning Computing	326
<i>Umesh Chand, Mohamed M. Sabry Aly, Manohar Lal, Chen Chun-Kuei, Sonu Hooda, Shih-Hao Tsai, Zihang Fang, Hasita Veluri, Aaron Voon-Yew Thean</i>	
3D Stackable Cryogenic InGaAs HEMTs for Heterogeneous and Monolithic 3D Integrated Highly Scalable Quantum Computing Systems.....	328
<i>Jaeyong Jeong, Seong Kwang Kim, Jongmin Kim, Dae-Myeong Geum, Jisung Lee, Seung-Young Park, Sanghyeon Kim</i>	

Demonstration of 3D Sequential FD-SOI on CMOS FinFET Stacking Featuring Low Temperature Si Layer Transfer and Top Tier Device Fabrication with Tier Interconnections	330
<i>A. Vandooren, N. Parihar, J. Franco, R. Loo, H. Arimura, R. Rodriguez, F. Sebaai, S. Iacovo, K. Vandersmissen, W. Li, G. Mannaert, D. Radisic, E. Rosseel, A. Hikavy, A. Jourdain, O. Mourey, G. Gaudin, S. Reboh, L. Le Van-Jodin, G. Besnard, C. Roda Neve, B-Y. Nguyen, I. Radu, E. Dentoni Litta, N. Horiguchi</i>	
Methodology for Active Junction Profile Extraction in Thin Film FD-SOI Enabling Performance Driver Identification in 500°C Devices for 3D Sequential Integration	332
<i>T. Mota Frutuoso, X. Garros, P. Batude, L. Brunet, J. Lacord, B. Sklenard, V. Lapras, C. Fenouillet-Béranger, M. Ribotta, A. Magalhaes-Lucas, J. Kanyandekwe, R. Kies, G. Romano, E. Catapano, M. Casse, J. Lugo-Alvarez, P. Ferrari, F. Gaillard</i>	
Effect of Conduction Band Edge States on Coulomb-Limiting Electron Mobility in Cryogenic MOSFET Operation	334
<i>Hiroshi Oka, Takumi Inaba, Shota Iizuka, Hidehiro Asai, Kimihiko Kato, Takahiro Mori</i>	
Machine Learning Assisted Statistical Variation Analysis of Ferroelectric Transistors: from Experimental Metrology to Predictive Modeling	336
<i>Gihun Choe, Prasanna Venkatesan Ravindran, Anni Lu, Jae Hur, Maximilian Lederer, André Reck, Sarah Lombardo, Nashrah Afroze, Josh Kacher, Asif Islam Khan, Shimeng Yu</i>	
Determination of Domain Wall Velocity and Nucleation Time by Switching Dynamics Studies of Ferroelectric Hafnium Zirconium Oxide	338
<i>Xiao Lyu, Pragma R. Shrestha, Mengwei Si, Panni Wang, Junkang Li, Kin P. Cheung, Shimeng Yu, Peide D. Ye</i>	
Insight to Data Retention Loss in Ferroelectric Hf _{0.5} Zr _{0.5} O ₂ pFET and nFET from Simultaneous PV and IV Measurements.....	340
<i>Md Nur K. Alam, Yusuke Higashi, B. Truijen, B. Kaczer, Mihaela Ioana Popovici, B O'Sullivan, Ph. Roussel, Robin Degraeve, M. Heyns, J. Van Houdt</i>	
Atomic Visualization of the Emergence of Orthorhombic Phase in Hf _{0.5} Zr _{0.5} O ₂ Ferroelectric Film with In-Situ Rapid Thermal Annealing	343
<i>Tianjiao Xin, Yonghui Zheng, Yan Cheng, Kai Du, Yiwei Wang, Zhaomeng Gao, Diqing Su, Yunzhe Zheng, Qilan Zhong, Cheng Liu, Rong Huang, Chungang Duan, Sannian Song, Zhitang Song, Hangbing Lyu</i>	
First Demonstration of High-Sensitivity (NEP<1fW•Hz ^{-1/2}) Back-Illuminated Active-Matrix Deep UV Image Sensor by Monolithic Integration of Ga ₂ O ₃ Photodetectors and Oxide Thin-Film-Transistors	345
<i>Yuan Qin, Congyan Lu, Zhaoan Yu, Zhihong Yao, Feihong Wu, Danian Dong, Xiaolong Zhao, Guangwei Xu, Yuhao Zhang, Shibing Long, Ling Li, Ming Liu</i>	
Low-Noise Multi-Gate Pixel Transistor for Sub-Micron Pixel CMOS Image Sensors.....	347
<i>Shota Kitamura, Naohiko Kimizuka, Akiko Honjo, Koichi Baba, Toshihiro Kurobe, Hideomi Kumano, Takuya Toyofuku, Kouhei Takeuchi, Shota Nishimura, Akihiko Kato, Tomoyuki Hirano, Yusuke Oike</i>	
Wafer Level Pixelation of Colloidal Quantum Dot Image Sensors.....	349
<i>Yunlong Li, Gauri Karve, Pawel E. Malinowski, Joo Hyoung Kim, Epimitheas Georgitzikis, Vladimir Pejovic, Myung-Jin Lim, Luis Moreno Hagelsieb, Renaud Puybaret, Itai Lieberman, Jiwon Lee, David Cheyns, Paul Heremans, Haris Osman, Deniz Sabuncuoglu Tezcan</i>	

A 0.6 μm Small Pixel for High Resolution CMOS Image Sensor with Full Well Capacity of 10,000e- by Dual Vertical Transfer Gate Technology.....	351
<i>Jungbin Yun, Seungjoon Lee, Seungwon Cha, Jihun Kim, Jeongho Lee, Hanseok Kim, Eungkyu Lee, Seonok Kim, Seunghan Hong, Hyungchae Kim, Jinsuk Huh, Sungchul Kim, Kazunori Kakehi, Jae-Ho Kim, June-Mo Koo, Eunsang Cho, Heegeun Jeong, Howoo Park, Kyungho Lee, Jungchak Ahn, Joonseo Yim</i>	
Advanced Novel Optical Stack Technologies for High SNR in CMOS Image Sensor	353
<i>Hye Yeon Park, Yunki Lee, Jonghoon Park, Hyunseok Song, Taesung Lee, Hyung Keun Gweon, Yunji Jung, Jeongmin Bae, Boseong Kim, Junwon Han, Seungwon Kim, Cheolsang Yoon, Jeongki Kim, Changkeun Lee, Sehoon Yoo, Euiyeol Kim, Hyunmin Baek, Howoo Park, Bumsuk Kim, Jungchak Ahn, Joonseo Yim</i>	
Memory Array Demonstration of Fully Integrated 1T-1C FeFET Concept with Separated Ferroelectric MFM Device in Interconnect Layer	355
<i>Konrad Seidel, David Lehninger, Raik Hoffmann, Tarek Ali, Maximilian Lederer, Ricardo Revello, Konstantin Mertens, Kati Biedermann, Yukai Shen, Defu Wang, Matthias Landwehr, Andreas Heinig, Thomas Kämpfe, Hannes Mähne, Kerstin Bernert, Steffen Thiem</i>	
Experimental Demonstration of an Inversion-Type Ferroelectric Capacitive Memory and Its 1 Kbit Crossbar Array Featuring High $C_{\text{HCS}}/C_{\text{LCS}}$, Fast Speed, and Long Retention	357
<i>Zuopu Zhou, Jiao Leming, Jiuren Zhou, Zijie Zheng, Yue Chen, Kaizhen Han, Yuye Kang, Xiao Gong</i>	
NVDimm-FE: A High-density 3D Architecture of 3-bit/c 2Tn C_{FE} to Break Great Memory Wall with 10 ns of PGM-pulse, 10^{10} Cycles of Endurance, and Decade Lifetime at 103 °C.....	359
<i>E. R. Hsieh, J. K. Chang, T. Y. Tang, Y. J. Li, C. W. Liang, M. Y. Lin, S. Y. Huang, C. J. Su, J. C. Guo, S. S. Chung</i>	
Interfacial-Layer Design for Hf $_{1-x}$ Zr $_x$ O $_2$ -Based FTJ Devices: from Atom to Array	361
<i>H. -L. Chiang, J.-F. Wang, K. -H. Lin, C.-H. Nien, J. -J. Wu, K.-Y. Hsiang, C. -P. Chuu, Y.-W. Chen, X. W. Zhang, C. W. Liu, Tahui Wang, C. -C. Wang, M.-H. Lee, M. -F. Chang, C.-S. Chang, T. C. Chen</i>	
Standard Cell Design Optimization with Advanced MOL Technology in 3nm GAA Process	363
<i>Giyoung Yang, Hakchul Jung, Jinyoung Lim, Jaewoo Seo, Ingyum Kim, Jisu Yu, Hyeoungyu You, Jeongsoon Kong, Garoom Kim, Minjae Jeong, Chanhee Park, Sera An, Woojin Rim, Hayoung Kim, Dalhee Lee, Sanghoon Baek, Jonghoon Jung, Taejoong Song, Jongwook Kye</i>	
PPAC of Sheet-Based CFET Configurations for 4 Track Design with 16nm Metal Pitch.....	365
<i>P. Schuddinck, F. M. Bufler, Y. Xiang, A. Farokhnejad, G. Mirabelli, A. Vandooren, B. Chehab, A. Gupta, C. Roda Neve, G. Hellings, J. Ryckaert</i>	
300 mm Wafer-Scale In-Situ CVD Growth Achieving $5.1 \times 10^{-10} \Omega\text{-cm}^2$ P-Type Contact Resistivity: Record $2.5 \times 10^{21} \text{ cm}^{-3}$ Active Doping and Demonstration on Highly-Scaled 3D Structures	367
<i>Haiwen Xu, Rami Khazaka, Jishen Zhang, Zijie Zheng, Yue Chen, Xiao Gong</i>	
Comprehensive Feasibility Study of Single FIN Transistors for Scaling Both Switching Energy and Device Footprint.....	369
<i>H. Fukutome, K. Suh, W. Kim, Y. Moriyama, S. Kang, B. Eom, J. Kim, C. Yoon, W. Kwon, Y. Chung, Y. Nam, Y. Kim, S. Park, J. Park, H. -J. Cho, K. Rim, S. D. Kwon</i>	
Self-Heating in iN8–iN2 CMOS Logic Cells: Thermal Impact of Architecture (FinFET, Nanosheet, Forksheet and CFET) and Scaling Boosters	371
<i>B. Vermeersch, E. Bury, Y. Xiang, P. Schuddinck, K. K. Bhuwarka, G. Hellings, J. Ryckaert</i>	

Accurate and Fast STT-MRAM Endurance Evaluation Using a Novel Metric for Asymmetric Bipolar Stress and Deep Learning.....	373
<i>Z. Wei, W. Kim, Z. Wang, L. Hu, D. Jung, J. Zhang, Y. Huai</i>	
Selective Operations of Multi-Pillar SOT-MRAM for High Density and Low Power Embedded Memories.....	375
<i>K. Cai, S. Van Beek, S. Rao, K. Fan, M. Gupta, V. D. Nguyen, G. Jayakumar, G. Talmelli, S. Couet, G. S. Kar</i>	
High Speed (1ns) and Low Voltage (1.5V) Demonstration of 8Kb SOT-MRAM Array.....	377
<i>M. Y. Song, C. M. Lee, S. Y. Yang, G. L. Chen, K. M. Chen, I J. Wang, Y. C. Hsin, K. T. Chang, C. F. Hsu, S. H. Li, J. H. Wei, T. Y. Lee, M. F. Chang, X. Y. Bao, C. H. Diaz, S. J. Lin</i>	
A 4K–400K Wide Operating-Temperature-Range MRAM Technology with Ultrathin Composite Free Layer and Magnesium Spacer	379
<i>Ming-Chun Hong, Yao-Jen Chang, Yu-Chen Hsin, Liang-Ming Liu, Kuan-Ming Chen, Yi-Hui Su, Guan-Long Chen, Shan-Yi Yang, I-Jung Wang, Sk Ziaur Rahaman, Hsin-Han Lee, Shih-Ching Chiu, Chen-Yi Shih, Chih-Yao Wang, Fang-Ming Chen, Jeng-Hua Wei, Shyh-Shyuan Sheu, Wei-Chung Lo, Minn-Tsong Lin, Chih-I Wu, Tuo-Hung Hou</i>	
A Wafer Scale Hybrid Integration Platform for Co-Packaged Photonics Using a CMOS Based Optical Interposer™	381
<i>Suresh Venkatesan, James Lee, Simon Chun Kiat Goh, Brian Pile, Daniel Meerovich, Jinyu Mo, Yang Jing, Lucas Soldano, Baochang Xu, Yu Zhang, Aaron Voon Yew Thean, Yeow Kheng Lim</i>	
Monolithic 3D Sequential Integration Realizing 1600-PPI Red micro-LED Display on Si CMOS Driver IC	383
<i>Juhyuk Park, Dae-Myeong Geum, Woojin Baek, Johnson Shieh, Sanghyeon Kim</i>	
Low-ESL (<1 pF @ 8.5 GHz) Multi-Terminal Si Capacitor Embedded in 3D Functional Interposer for Power Delivery Network	385
<i>Kyosuke Kobinata, Tatsuya Funaki, Yoshiaki Satake, Hitoshi Matsuno, Seiji Hidaka, Shunsuke Abe, Hiroyuki Ito, Chih-Cheng Hsiao, Sheng Yi Li, Youngsuk Kim, Takayuki Ohba</i>	
Room Temperature Cu-Cu Direct Bonding Using Wetting/Passivation Scheme for 3D Integration and Packaging.....	387
<i>Zhong-Jie Hong, Demin Liu, Shu-Ting Hsieh, Han-Wen Hu, Ming-Wei Weng, Chih-I Cho, Jui-Han Liu, Kuan-Neng Chen</i>	
Boosting the Memory Window of the BEOL-Compatible MFMS Ferroelectric/ Anti-Ferroelectric FETs by Charge Injection.....	389
<i>Zijie Zheng, Chen Sun, Leming Jiao, Dong Zhang, Zuopu Zhou, Xiaolin Wang, Gan Liu, Qiwen Kong, Yue Chen, Kai Ni, Xiao Gong</i>	
Ultra-Fast Operation of BEOL-Compatible Atomic-Layer-Deposited In ₂ O ₃ Fe-FETs: Achieving Memory Performance Enhancement with Memory Window of 2.5 V and High Endurance > 10 ⁹ Cycles Without V _T Drift Penalty	391
<i>Zehao Lin, Mengwei Si, Peide D. Ye</i>	
Endurance > 10 ¹¹ Cycling of 3D GAA Nanosheet Ferroelectric FET with Stacked HfZrO ₂ to Homogenize Corner Field Toward Mitigate Dead Zone for High-Density eNVM.....	393
<i>C.-Y. Liao, K.-Y. Hsiang, Z. -F. Lou, H.-C. Tseng, C.-Y. Lin, Z.-X. Li, F.-C. Hsieh, C.-C. Wang, F.-S. Chang, W.-C. Ray, Y.-Y. Tseng, S. T. Chang, T.-C. Chen, M. H. Lee</i>	

Asymmetric Double-Gate Ferroelectric FET to Decouple the Tradeoff Between Thickness Scaling and Memory Window.....	395
<i>Zhouhang Jiang, Yi Xiao, Swetaki Chatterjee, Halid Mulaosmanovic, Stefan Duenkel, Steven Soss, Sven Beyer, Rajiv Joshi, Yogesh S. Chauhan, Hussam Amrouch, Vijaykrishnan Narayanan, Kai Ni</i>	
$L_g = 130$ nm GAA MBCFETs with Three-Level Stacked $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Nanosheets	397
<i>H. -B. Jo, I.-G. Lee, J. -M. Baek, S. T. Lee, S. -M. Choi, H.-J. Kim, H. -S. Jeong, W.-S. Park, J. -H. Yoo, H.-Y. Lee, D. Y. Yun, Sw. Son, D.-H. Ko, T.-W. Kim, H. -M. Kwon, S.-K. Kim, J. G. Kim, J. Yun, T. Kim, J.H. Lee, J.-H. Lee, C. -S. Shin, K. -S. Seo, D. -H. Kim</i>	
First Demonstration of Vertical Stacked Hetero-Oriented n-Ge (111)/p-Ge (100) CFET Toward Mobility Balance Engineering.....	399
<i>X.-R. Yu, W.-H. Chang, T.-C. Hong, P.-J. Sung, A. Agarwal, G.-L. Luo, C.-T. Wu, K.-H. Kao, C.-J. Su, S.-W. Chang, W.-H. Lu, P.-Y. Fu, J.-H. Lin, P.-H. Wu, T.-C. Cho, W. C.-Yu. Ma, D.-D. Lu, T.-S. Chao, T. Maeda, Y.-J. Lee, W.-F. Wu, W.-K. Yeh, Y.-H. Wang</i>	
Nearly Ideal Subthreshold Swing and Delay Reduction of Stacked Nanosheets Using Ultrathin Bodies.....	401
<i>Chung-En Tsai, Chun-Yi Cheng, Bo-Wei Huang, Hsin-Cheng Lin, Tao Chou, Chien-Te Tu, Yi-Chun Liu, Sun-Rong Jan, Yu-Rui Chen, Wan-Hsuan Hsieh, Kung-Ying Chiu, Shee-Jier Chueh, C. W. Liu</i>	
Perspective on Low-Dimensional Channel Materials for Extremely Scaled CMOS.....	403
<i>Sheng-Kai Su, Edward Chen, Terry Y. T. Hung, Meng-Zhan Li, Gregory Pitner, Chao-Ching Cheng, Han Wang, Jin Cai, H.-S. Philip Wong, Iuliana P. Radu</i>	
First Demonstration of Fully CMOS-Compatible Non-volatile Programmable Photonic Switch Enabled by Ferroelectric-SOI Waveguide for Next Generation Photonic Integrated Circuit.....	405
<i>Yue Chen, Gong Zhang, Jiuren Zhou, Zijie Zheng, Leming Jiao, Haibo Wang, Zuopu Zhou, Annie Kumar, Jishen Zhang, Yuxuan Wang, Qiwen Kong, Chen Sun, Xiao Gong</i>	
First Monolithic Integration of Group IV Waveguide Photodetectors and Modulators on 300 mm Si Substrates for 2-Mm Wavelength Optoelectronic Integrated Circuit	407
<i>Haibo Wang, Gong Zhang, Yue Chen, Jishen Zhang, Kaizhen Han, Yi-Chiau Huang, Xiao Gong</i>	
First Si-Waveguide-Integrated InGaAs/InAlAs Avalanche Photodiodes on SOI Platform.....	409
<i>Jishen Zhang, Haiwen Xu, Kian Hua Tan, Satrio Wicaksono, Qiwen Kong, Gong Zhang, Yue Chen, Chen Sun, Haibo Wang, Chao Wang, Zijie Zheng, Leming Jiao, Zuopu Zhou, Charles Ci Wen Lim, Soon-Fatt Yoon, Xiao Gong</i>	
Low-Capacitance Ultrathin InGaAs Membrane Photodetector on Si Slot Waveguide Towards Receiver-less System.....	411
<i>T. Akazawa, D. Wu, K. Sumita, N. Sekine, M. Okano, K. Toprasertpong, S. Takagi, M. Takenaka</i>	
A Sub-Micron-thick InGaAs Broadband (400-1700 nm) Photodetectors with a High External Quantum Efficiency (>70%)	413
<i>Dae-Myeong Geum, Jinha Lim, Junho Jang, Seungyeop Ahn, Seongkwang Kim, Joonsup Shim, Bong Ho Kim, Juhyuk Park, Woo Jin Baek, Jaeyong Jeong, Sanghyeon Kim</i>	

Specificities of Linear Si QD Arrays Integration and Characterization	415
<i>H. Niebojewski, B. Bertrand, E. Nowak, T. Bédécarrats, B. Cardoso Paz, L. Contamin, P. A. Mortemousque, V. Labracherie, L. Brevard, H. Sahin, J. Charbonnier, C. Thomas, M. Assous, M. Cassé, M. Urdampilleta, Y.-M. Niquet, F. Perruchot, F. Gaillard, S. De Franceschi, T. Meunier, M. Vinet</i>	
Prospective Innovation of DRAM, Flash, and Logic Technologies for Digital Transformation (DX) Era	417
<i>Daewon Ha, Hyoung-Sub Kim</i>	
300 mm MOCVD 2D CMOS Materials for More (Than) Moore Scaling	419
<i>K. Maxey, C. H. Naylor, K. P. O'Brien, A. Penumatcha, A. Oni, C. Mokhtarzadeh, C. J. Dorow, C. Rogan, B. Holybee, T. Tronic, D. Adams, N. Arefin, A. Sen Gupta, C.-C. Lin, T. Zhong, S. Lee, A. Kitamura, R. Bristol, S. B. Clendenning, U. Avci, M. Metz</i>	
On the PBTI Reliability of Low EOT Negative Capacitance 1.8 nm HfO ₂ -ZrO ₂ Superlattice Gate Stack on L _g =90 nm nFETs	421
<i>Nirmaan Shanker, Li-Chen Wang, Suraj Cheema, Wenshen Li, Nilotpal Choudhury, Chenming Hu, Souvik Mahapatra, Sayeef Salahuddin</i>	
Advanced BEOL Materials, Processes, and Integration to Reduce Line Resistance of Damascene Cu, Co, and Subtractive Ru Interconnects.....	423
<i>Takeshi Nogami, Oleg Gluschenkov, Yasir Sulehria, Son Nguyen, Brown Peethala, Huai Huang, Hosadurga Shobha, Nick Lanzillo, Raghuvveer Patlolla, Devika Sil, Andrew Simon, Daniel Edelstein, Nelson Felix, Junjun Liu, Toshiyuki Tabata, Fulvio Mazzamuto, Sebastien Halty, Fabien Rozé, Yasutoshi Okuno, Akira Uedono</i>	
Impact of Material Interface Geometry on Interconnect Resistance	425
<i>Lee Brogan, Jon Reid</i>	
First Demonstration of Two Metal Level Semi-Damascene Interconnects with Fully Self-aligned Vias at 18MP	427
<i>G. Murdoch, M. O'Toole, G. Marti, A. Pokhrel, D. Tsvetanova, S. Decoster, S. Kundu, Y. Oniki, A. Thiam, Q. T. Le, O. Varela Pedreira, A. Lesniewska, G. Martinez-Alanis, S. Park, Zs. Tokei</i>	
Backside PDN and 2.5D MIMCAP to Double Boost 2D and 3D ICs IR-Drop Beyond 2nm Node	429
<i>R. Chen, G. Sisto, M. Stucchi, A. Jourdain, K. Miyaguchi, P. Schuddinck, P. Woeltgens, H. Lin, N. Kakarla, A. Veloso, D. Milojevic, O. Zografos, P. Weckx, G. Hellings, G. Van Der Plas, J. Ryckaert, E. Beyne</i>	
Enabling Active Backside Technology for ESD and LU Reliability in DTMO/STCO	431
<i>K. Serbulova, S.-H. Chen, G. Hellings, A. Veloso, A. Jourdain, D. Linten, J. De Boeck, G. Groeseneken, J. Ryckaert, G. Van Der Plas, E. Beyne, E. Dentoni Litta, N. Horiguchi</i>	

Author Index