2022 23rd International Symposium on Quality Electronic Design (ISQED 2022)

Santa Jose, California, USA 6 – 7 April 2022



IEEE Catalog Number: CFP22250-POD ISBN: 978-1-6654-9467-0

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP22250-POD

 ISBN (Print-On-Demand):
 978-1-6654-9467-0

 ISBN (Online):
 978-1-6654-9466-3

ISSN: 1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



TABLE OF CONTENTS

INTERNATIONAL	SYMPOSIUM	ON QUAL	TY FI FCTRONIC	: DESIGN 2022
		OII WOAL		, DEGIGIA EUZE

WELCOME to ISQED 2022iii
ISQED Committeesiv
ISQED Best Paper of 2021ix
General Informationx
Program at a Glance xii
Keynote and Luncheon Speakers; Panel xiv
Embedded Tutorials xix
Corporate and Technical Sponsors xxi
Call for Papers: ISQED 2023xxiii
SESSION 1A: Efficient Deep Learning System Design Chair: Cong Hao, Georgia Institute of Technology Co-Chair: Bo Yuan, Rutgers University
Hybrid Learning for Orchestrating Deep Learning Inference in Multi-user Edge-cloud Networks
X-NVDLA: Runtime Accuracy Configurable NVDLA based on Employing Voltage Overscaling Approach
Analysis of the Effect of Off-chip Memory Access on the Performance of an NPU System
Design and Challenges of Edge Computing ASICs on Front-End Electronics
SESSION 1B: Modeling and Simulation Methodologies in Electronic Designs Chair: Srinivas Katkoori, University of South Florida Co-Chair: Srini Krishnamoorthy, Intel Corp.
Low-IR-Drop Test Pattern Regeneration Using A Fast Predictor
Simulation Methodology for Timing Analysis and Design Optimization in Digital Superconducting Electronics
Functional Level Abstraction and Simulation of Verilog-AMS Piecewise Linear Models
Predicting Post Route Quality of Results Estimates for HLS Designs using Machine Learning 45 Pingakshya Goswami and Dinesh Bhatia, University of Texas at Dallas

SESSION 1C: Testing and Formal Verification of Circuits Chair: Deepashree Sengupta, Synopsys Inc. Co-Chair: Miroslav Velev, Aries Design Automation
Investigation on Realistic Stuck-on/off Defects to Complement IEEE P2427 Draft Standard
Formal Analysis of Integer Multipliers by Building Binary Decision Diagram of Adder Trees
DEEQ: Data-driven End-to-End EQuivalence Checking of High-level Synthesis
Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors
SESSION 1D: Recent Advances in Hardware-Assisted Security Chair: Hossein Sayadi, Ph.D., California State University, Long Beach
Accelerated Machine Learning for On-Device Hardware-Assisted Cybersecurity in Edge Platforms 77 Hosein Mohammadi Makrani ¹ , Zhangying He ² , Setareh Rafatirad ¹ , Hossein Sayadi ² , ¹ University of California, Davis, ² California State University, Long Beach
Does Aging Matter? The Curious Case of Fault Sensitivity Analysis
Challenges and Opportunities for Hardware-Assisted Security Improvements in the Field 90 Benjamin Tan, University of Calgary
Adaptive-Gravity: A Defense Against Adversarial Samples
SESSION 2A: Design & Automation for Low-power Real-time System Chair: Yu Bai, California State University Fullerton Co-Chair: Shiyan Hu, University of Southampton
An Efficient Error Estimation Technique for Pruning Approximate Data-Flow Graphs in Design Space Exploration
A Heterogeneous Solution to the All-pairs Shortest Path Problem using FPGAs
Integrated Power Delivery Methodology for 3D ICs Yousef Safari and Boris Vaisband, McGill University
FastMem: A Fast Architecture-aware Memory Layout Design
SESSION 2B: Estimation and Optimization Methodologies in VLSI Designs Chair: Srinivas Katkoori, University of South Florida Co-Chair: Srini Krishnamoorthy, Intel Corp.
Reinforcement-Learning-based Mixed-Signal IC Placement for Fogging Effect Control

Neural Network	. 133
Yuxuan Pan, Zhonghua Zhou, Andre Ivanov, University of British Columbia	
Model Auto Extraction for Gate-All-Around Silicon Nanowire MOSFETs using a Decomposition-Based Many-Objective Evolutionary Algorithm Ya-Shu Yang and Yiming Li, National Yang Ming Chiao Tung University	. 139
Building Post-layout Performance Model of Analog/RF Circuits by Fine-tuning Technique	. 145
On Predicting Solution Quality of Maze Routing Using Convolutional Neural Network	. 151
SESSION 2C: Novel Al computing architecture Chair: Shaahin Angizi, New Jersey Institute of Technology Co-Chair: Arman Roohi, University of Nebraska Lincoln	
Beta Oscillation Detector Design for Closed-Loop Deep Brain Stimulation of Parkinson's Disease with Memristive Spiking Neural Networks Zachary Kerman, Chunxiu Yu, Hongyu An, Michigan Technological University	. 157
Memristor-based Deep Spiking Neural Network with a Computing-In-Memory Architecture	. 163
LogGen: A Parameterized Generator for Designing Floating-Point Logarithm Units for Deep Learning	. 169
Cross-layer Designs against Non-ideal Effects in ReRAM-based Processing-in-Memory System Chen Nie, Zongwu Wang, Qidong Tang, Chenyang Lv, Li Jiang1, Zhezhi He, Shanghai Jiao Tong University	. 176
SESSION 2D: Smart Sensing in Internet of Things (IoT) Chair: Prabha Sundaravadivel, Ph.D, University of Texas at Tyler Co-Chair: Shawana Tabassum, Ph.D, University of Texas at Tyler	
An IoT-enabled Electronic Textile-based Flexible Body Sensor Network for Real-time Health Monitoring in Assisted Living during Pandemic Nafize Ishtiaque Hossain and Shawana Tabassum, The University of Texas at Tyler	. 182
EasyBand2.0: A Framework with Context-Aware Recommendation Mechanism for Safety-Aware Mobility during Pandemic Outbreaks Seema G. Aarella ¹ , Ajaya K. Tripathy ² , Saraju Mohanty ¹ , Elias Kougianos ¹ , ¹ University of North Texas, ² Gangadhar Meher University	. 187
i-lete: An IoT-based physical Stress Monitoring Framework for Athletes	. 193
An Automatic and Efficient BERT Pruning for Edge Al Systems	. 199
SESSION PW1: Poster and WIP Session 1	
Chair: Cindy Yang Yi, Virginia Tech	
Lightweight Neural Network Architectures for Resource-Limited Devices	. 205
Computation of Soft Error Rates Considering Test Pattern Sequences Danushka Senarathna and Spyros Tragoudas, Southern Illinois University Carbondale	. 212

Random Interface Traps	218
Rajat Butola, Yiming Li, Sekhar Kola, National Yang Ming Chiao Tung University	210
A Unified Statistical Analysis of Comprehensive Fluctuations of Gate-All-Around Silicon Nanosheet MOSFETs Induced by RDF, ITF, and WKF Simultaneously Sekhar Kola, Yiming Li, Chieh-Yang Chen, Min-Hui Chuang, National Yang Ming Chiao Tung University	224
Hardware Trojans for Confidence Reduction and Misclassifications on Neural Networks	230
Reusing Verification Assertions as Security Checkers for Hardware Trojan Detection	236
HPAM: An 8-bit High-Performance Approximate Multiplier Design for Error Resilient Applications. Divy Pandey ¹ , Vishesh Mishra ¹ , Saurabh Singh ¹ , Sagar Satapathy ² , Babita Jajodia ¹ , Dip Sankar Banerjee ² , ¹ Indian Institute of Information Technology Guwahati, ² Indian Institute of Technology Jodhpur	242
Hardware-aware 3D Model Workload Selection and Characterization for Graphics and ML Applications	247
Ruihao Li, Aman Arora, Sikan Li, Qinzhe Wu, Lizy John, University of Texas at Austin	241
SESSION PW2: WIP Session Chair: Sara Tehranipoor, Santa Clara University Co-Chair: tbd, tbd	
Pushing Low Power Limits on Multi-Core High Performance SoC	255
Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs** Xiangdong Wei and Xinfei Guo, Shanghai Jiao Tong University	259
Quantum Technology for Comparator Circuit	260
Density Aware Cell Library Design for Design-Technology Co-Optimization ** Shinichi Nishizawa and Toru Nakura, Fukuoka University	261
Examining Vulnerability of HLS-designed Chaskey-12 Circuits to Power Side-Channel Attacks ** Saya Inagaki¹, Mingyu Yang¹, Yang Li², Kazuo Sakiyama², Yuko Hara-Azumi¹, ¹Tokyo Institute of Technology, ²The University of Electro-Communications	262
Challenges of Securing Low-Power LoRaWAN Devices Deployed in Advanced Manufacturing ** Mohammad Monjur, Joseph Heacock, Joshua Calzadillas, Rui Sun, Qiaoyan Yu, University of New Hampshire	263
Sub-Space Modeling: An Enrollment Solution for XOR Arbiter PUF using Machine Learning ** Amir Alipour, David Hély, Vincent Beroulle, Giorgio Di Natale, Universite Grenoble Alpes	264
An Offline Hardware Security Assessment Approach using Symbol Assertion and Code Shredding**	265
Zahra Kazemi ¹ , Amin Norollah ³ , Mahdi Fazeli ² , David Hely ¹ , Vincent Beroulle ¹ , ¹ LCIS Lab, ² Halmstad University, ³ IUST	
SESSION 3DIC: Approximate Computing & Monolithic 3D ICs Chair: Iraklis Anagnostopoulos, Southern Illinois University Carbondale Co-Chair: Dr. Ankur Guha Roy, Broadcom	
EFCSA: An Efficient Carry Speculative Approximate Adder with Rectification	266

Baoli Peng ¹ , Vasilis Pavlidis ² , Yi-Chung Chen ³ , Yuanqing Cheng ¹ , Beihang University, ² University of Manchester, ³ Tennessee State University	. 273
Discrete Steps towards Approximate Computing	. 279
SESSION 3SS: Intelligent Internet of Battery-less Things Chair: Mimi Xie, Ph.D, University of Texas at San Antonio	
An Intermittent OTA Approach to Update the DL Weights on Energy Harvesting Devices	. 285
Aperiodic Tasks Scheduling of Energy Harvesting Embedded Systems	. 291
Joint-optimization of Node Placement and UAV's Trajectory for Self-sustaining Air-Ground IoT System	. 297
Multilayered Triboelectric Energy Harvester as a Smart Floor Mat	. 303
SESSION 3A: Acceleration and Efficiency of Computation and Storage Chair: Rasit Topaloglu, IBM Co-Chair: Vita Pi-Ho Hu, National Taiwan University	
A Parallel SystemC Virtual Platform for Neuromorphic Architectures	. 307
ReFACE: Efficient Design Methodology for Acceleration of Digital Filter Implementations	. 313
In-storage Processing of I/O Intensive Applications on Computational Storage Drives	. 319
Development of On-Wafer EUV Detector for In-Chamber Monitoring in Advanced CMOS Production Ya-Chin King, National Tsing-Hua University	*
SESSION 3B: Al Accelerator Hardware Design Chair: Soheil Salehi, UC Davis	
FPGA-based Reservoir Computing with Optimized Reservoir Node Architecture	. 325
A High-Speed CNN Hardware Accelerator with Regular Pruning	. 331
Low-Precision Quantization Techniques for Hardware-Implementation-Friendly BERT Models Xinpei Zhang, Yi Ding, Mingfei Yu, Shin-ichi O'uchi, Masahiro Fujita, University of Tokyo	. 336
Integrated Sensing and Computing using Energy-Efficient Magnetic Synapses	. 342

Chair: Nima Karimian, San Jose State University	
BIC: Blind Identification Countermeasure for Malicious Thermal Sensor Attacks in Mobile SoCs Mostafa Abdelrehim ¹ , Ahmad Patooghy ² , Amin Malekmohammadi ¹ , Abdel-Hameed Badawy ³ , ¹ California State University at Bakersfield, ² North Carolina A&T State University, ³ New Mexico State University	346
Large-Scale Logic-Locking Attacks via Simulation	352
Stealthy Attack on Algorithmic-Protected DNNs via Smart Bit Flipping Behnam Ghavami, Seyd Movi, Zhenman Fang, Lesley Shannon, Simon Fraser University	358
Self-timed Sensors for Detecting Static Optical Side Channel Attacks Sourav Roy ¹ , Tasnuva Farheen ¹ , Shahin Tajik ² , Domenic Forte ¹ , ¹ University of Florida, ² Worcester Polytechnic Institute	365
Corruption Exposes You: Statistical Key Recovery from Compound Logic Locking	371
SESSION 3D: Advanced 2.5D and 3D Heterogeneous Integration for State-of-the-Art Computing	
Chair: Srinivasan Gopal, Broadcom	
Design Methodology for Scalable 2.5D/3D Heterogenous Tiled Chiplet Systems	377
NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications	381
Analysis of the Security Vulnerabilities of 2.5-D and 3-D Integrated Circuits	387
SCIP to the Next Generation of Computing: Extending More than Moore with Silicon Photonics Chiplets in Package (SCIP) Vivek Raghunathan, Karl Muth, Bapiraju Vinnakota, Prasad Venugopal, Rebecca Schaevitz, Manish Mehta, Broadcom	394
SESSION 4A: Machine Learning Systems towards Practical Applications Chair: Bo Yuan, Rutgers University Co-Chair: Shiyan Hu, University of Southampton	
An Audio Frequency Unfolding Framework for Ultra-Low Sampling Rate Sensors	400
BLCR: Towards Real-time DNN Execution with Block-based Reweighted Pruning	406
Double Deep Q-Learning Based Irrigation and Chemigation Control	414
Energy Consumption and Runtime Performance Optimizations Applied to Hyperspectral Imaging Cancer Detection	420
Eduardo Juarez ¹ , Raquel Lazcano ² , Daniel Madroñal ² , Cesar Sanz ¹ , ¹ Universidad Politecnica de Madrid, ² Universitá degli Studi di Sassari	

SESSION 3C: Keep the Chip Secrets Safe: Side-channel Attacks and Defenses

SESSION 4B: Physical Implementation Considerations in VLSI Designs

Chair: Srinivas Katkoori, University of South Florida Co-Chair: Srini Krishnamoorthy, Intel Corp.

Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs Li-Wei Chen ¹ , Yao-Nien Sui ¹ , Tai-Cheng Lee ¹ , I-Ching Tsai ² , Tai-Wei Kung ² , En-Cheng Liu ² , Yun-Chih Chang ² , Yih-Lang Li ¹ , Mango CT. Chao ¹ , ¹ National Yang-Ming Chiao Tung University, ² Realtek Semiconductor Corp.	428
Multi-Objective Variation-Aware Sizing for Analog CNFET Circuits	434
Layout-based Vulnerability Analysis of LEON3 Processor to Single Event Multiple Transients using Satisfiability Modulo Theories Sowmith Nethula, Vivek Bansal, Ghaith Hamad, Otmane Ait Mohamed, Concordia University	440
Peak Prediction Using Multi Layer Perceptron (MLP) for Edge Computing ASICs Targeting Scientific Applications Sandeep Miryala ¹ , Md Adnan Zaman ² , Sandeep Mittal ¹ , Yihui Ren ¹ , Grzegorz Deptuch ¹ , Gabriella Carini ¹ , Sioan Zohar ¹ , Shinjae Yoo ¹ , Jack Fried ¹ , Jin Huang ¹ , Srinivas Katkoori ² , Brookhaven National Laboratory, ² University of South Florida	446
Improving Pin Accessibility of Standard Cell Libraries in 7nm Technology Tsao-Hsuan Peng, Chih-Chun Hsu, Po-Chun Wang, Rung-Bin Lin, Yuan Ze University	452
SESSION 4C: Physical Attacks on PUFs and Secure Hardware Design Chair: Nima Karimian, San Jose State University	
Joint Optimization of NCL PUF Using Frequency-based Analysis and Evolutionary Algorithm Rabin Yu Acharya and Domenic Forte, University of Florida	458
An Efficient Approach to Model Strong PUF with Multi-Layer Perceptron using Transfer Learning Amir Alipour, David Hély, Vincent Beroulle, Giorgio Di Natale, Universite Grenoble Alpes	. 464
A Lightweight Neighbor-Averaging Technique for Reducing Systematic Variations in Physically Unclonable Functions	470
Characterization of Mitigation Schemes against Timing-based Side-channel Attacks on PCIe Hardware	476
Strong PUF Security Metrics: Response Sensitivity to Small Challenge Perturbations	482
SESSION 4D: Approximate Computing: From Circuit Design to System Integration Chair: Tobias Gemmeke, RWTH Aachen University	atior
How Much is Too Much Error? Analyzing the Impact of Approximate Multipliers on DNNs	. 492
AxBy-ViT: Reconfigurable Approximate Computation Bypass for Vision Transformers Dongning Ma, Xue Qin, Xun Jiao, Villanova University	. 498
Approximate Decision Trees for Machine Learning Classification on Tiny Printed Circuits	503
HW/SW Codesign for Approximate In-Memory Computing Simon Thomann, Hong Nguyen, Hussam Amrouch, University of Stuttgart	509
On the Resiliency of an Analog Memristive Architecture against Adversarial Attacks	515