

2022 23rd International Symposium on Quality Electronic Design (ISQED 2022)

**Santa Jose, California, USA
6 – 7 April 2022**



**IEEE Catalog Number: CFP22250-POD
ISBN: 978-1-6654-9467-0**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22250-POD
ISBN (Print-On-Demand):	978-1-6654-9467-0
ISBN (Online):	978-1-6654-9466-3
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2022

WELCOME to ISQED 2022	iii
ISQED Committees	iv
ISQED Best Paper of 2021	ix
General Information	x
Program at a Glance	xii
Keynote and Luncheon Speakers; Panel	xiv
Embedded Tutorials	xix
Corporate and Technical Sponsors	xxi
Call for Papers: ISQED 2023	xxiii

SESSION 1A: Efficient Deep Learning System Design

Chair: Cong Hao, Georgia Institute of Technology

Co-Chair: Bo Yuan, Rutgers University

Hybrid Learning for Orchestrating Deep Learning Inference in Multi-user Edge-cloud Networks	1
Sina Shahhosseini ¹ , Tianyi Hu ¹ , Dongjoo Seo ¹ , Anil Kanduri ² , Bryan Donyanavard ³ , Amir M. Rahmani ¹ , Nikil Dutt, ¹ University of California, Irvine, ² University of Turku, ³ San Diego State University	
X-NVDLA: Runtime Accuracy Configurable NVDLA based on Employing Voltage Overscaling Approach	7
Hassan Afzali-Kusha and Massoud Pedram, University of Southern California	
Analysis of the Effect of Off-chip Memory Access on the Performance of an NPU System	13
Keonjoo Lee, Donghyun Kang, Duseok Kang, Soonhoi Ha, Seoul National University	
Design and Challenges of Edge Computing ASICs on Front-End Electronics	19
Sandeep Miryala ¹ , Gabriella Carini ¹ , Grzegorz Deptuch ¹ , Jin Huang ¹ , Srinivas Katkoori ² , Piotr Maj ¹ , Soumyajit Mandal ¹ , Yihui Ren ¹ , Md Adnan Zaman ¹ , ¹ Brookhaven National Laboratory, ² University of South Florida	

SESSION 1B: Modeling and Simulation Methodologies in Electronic Designs

Chair: Srinivas Katkoori, University of South Florida

Co-Chair: Srini Krishnamoorthy, Intel Corp.

Low-IR-Drop Test Pattern Regeneration Using A Fast Predictor	27
Shi-Tang Liu ¹ , Jia-Xian Chen ¹ , Yu-Tsung Wu ¹ , Chao-Ho Hsieh ¹ , Chien-Mo Li ¹ , Norman Chang ² , Ying-Shiun Li ² , Wen-Tze Chuang ² , ¹ National Taiwan University, ² Ansys	
Simulation Methodology for Timing Analysis and Design Optimization in Digital Superconducting Electronics	33
Sam Lo, Aaron Barker, Stephen Whiteley, Eric Mlinar, Jiajun Chen, Dehuang Wu, Kishore Singhal, Synopsys	
Functional Level Abstraction and Simulation of Verilog-AMS Piecewise Linear Models	39
Sadia Azam, Nicola Dall'Ora, Enrico Fraccaroli, Franco Fummi, University of Verona	
Predicting Post Route Quality of Results Estimates for HLS Designs using Machine Learning	45
Pingakshya Goswami and Dinesh Bhatia, University of Texas at Dallas	

SESSION 1C: Testing and Formal Verification of Circuits

Chair: Deepashree Sengupta, Synopsys Inc.

Co-Chair: Miroslav Velez, Aries Design Automation

Investigation on Realistic Stuck-on/off Defects to Complement IEEE P2427 Draft Standard	51
Sadia Azam ¹ , Nicola Dall'Ora ¹ , Enrico Fraccaroli ¹ , André Alberts ² , Renaud Gillo ² , Franco Fummi ¹ , ¹ University of Verona, ² Sydelity B.V.	
Formal Analysis of Integer Multipliers by Building Binary Decision Diagram of Adder Trees	58
Jitendra Kumar ¹ , Asutosh Srivastava ¹ , Masahiro Fujita ² , ¹ Jawaharlal Nehru University, ² University of Tokyo	
DEEQ: Data-driven End-to-End Equivalence Checking of High-level Synthesis	64
Mohammed Abderehman, Rakesh Reddy, Chandan Karfa, Indian Institute of Technology–Guwahati	
Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors	71
Saamil Gogri ¹ , Aakash Tyagi ² , Michael Quinn ² , Jiang Hu ² , ¹ Apple Computer, ² Texas A&M University	

SESSION 1D: Recent Advances in Hardware-Assisted Security

Chair: Hossein Sayadi, Ph.D., California State University, Long Beach

Accelerated Machine Learning for On-Device Hardware-Assisted Cybersecurity in Edge Platforms	77
Hosein Mohammadi Makrani ¹ , Zhangying He ² , Setareh Rafatirad ¹ , Hossein Sayadi ² , ¹ University of California, Davis, ² California State University, Long Beach	
Does Aging Matter? The Curious Case of Fault Sensitivity Analysis	84
Mohammad Ebrahimabadi ¹ , Bijan Fadaeinia ² , Amir Moradi ² , Naghmeh Karimi ¹ , ¹ University of Maryland Baltimore County, ² Ruhr University	
Challenges and Opportunities for Hardware-Assisted Security Improvements in the Field	90
Benjamin Tan, University of Calgary	
Adaptive-Gravity: A Defense Against Adversarial Samples	96
Ali Mirzaeian ¹ , Zhi Tian ¹ , Sai Manoj P D ¹ , Banafsheh Saber Latibari ² , Ioannis Savidis ³ , Houman Homayoun ² , Avesta Sasan ² , ¹ George Mason University, ² University of California, Davis, ³ Drexel University	

SESSION 2A: Design & Automation for Low-power Real-time System

Chair: Yu Bai, California State University Fullerton

Co-Chair: Shiyan Hu, University of Southampton

An Efficient Error Estimation Technique for Pruning Approximate Data-Flow Graphs in Design Space Exploration	102
Marzieh Vaeztourshizi and Massoud Pedram, University of Southern California	
A Heterogeneous Solution to the All-pairs Shortest Path Problem using FPGAs	108
Mihnea Chirila ¹ , Paolo D'Alberto ² , Hsin-Yu Ting ¹ , Alexander Veidenbaum ¹ , Alexandru Nicolau ¹ , ¹ University of California, Irvine, ² Xilinx Inc.	
Integrated Power Delivery Methodology for 3D ICs	114
Yousef Safari and Boris Vaisband, McGill University	
FastMem: A Fast Architecture-aware Memory Layout Design	120
Alok Parmar ¹ , Kailash Prasad ² , Nanditha Rao ¹ , Joycec Meki ² , ¹ International Institute of Information Technology, Bangalore, ² Indian Institute of Technology, Gandhinagar	

SESSION 2B: Estimation and Optimization Methodologies in VLSI Designs

Chair: Srinivas Katkooi, University of South Florida

Co-Chair: Srini Krishnamoorthy, Intel Corp.

Reinforcement-Learning-based Mixed-Signal IC Placement for Fogging Effect Control	127
Mohammad Hajjafari, Mehrnaz Ahmadi, Zhenxin Zhao, Lihong Zhang, Memorial University of Newfoundland	

Routability-driven Global Routing with 3D Congestion Estimation Using a Customized Neural Network	133
Yuxuan Pan, Zhonghua Zhou, Andre Ivanov, University of British Columbia	
Model Auto Extraction for Gate-All-Around Silicon Nanowire MOSFETs using a Decomposition-Based Many-Objective Evolutionary Algorithm	139
Ya-Shu Yang and Yiming Li, National Yang Ming Chiao Tung University	
Building Post-layout Performance Model of Analog/RF Circuits by Fine-tuning Technique	145
Zhikai Wang ¹ , Wenfei Hu ¹ , Jingbo Zhou ² , Wenyuan Zhang ³ , Ruitao Wang ¹ , Jian ZHANG ¹ , Dejing Dou ² , Zuochang Ye ¹ , Yan Wang ¹ , ¹ Tsinghua University, ² Baidu Research, ³ Beijing Institute of Technology	
On Predicting Solution Quality of Maze Routing Using Convolutional Neural Network	151
Kuei-Huan Chang ¹ , Hsin-Hung Pan ¹ , Ting-Chi Wang ¹ , Po-Yuan Chen ² , Chin-Fang Shen ² , ¹ National Tsing Hua University, ² Synopsys Taiwan Co., Ltd.	

SESSION 2C: Novel AI computing architecture

Chair: Shaahin Angizi, New Jersey Institute of Technology

Co-Chair: Arman Roohi, University of Nebraska Lincoln

Beta Oscillation Detector Design for Closed-Loop Deep Brain Stimulation of Parkinson's Disease with Memristive Spiking Neural Networks	157
Zachary Kerman, Chunxiu Yu, Hongyu An, Michigan Technological University	
Memristor-based Deep Spiking Neural Network with a Computing-In-Memory Architecture	163
Fabiha Nowshin and Cindy Yang Yi, Virginia Tech	
LogGen: A Parameterized Generator for Designing Floating-Point Logarithm Units for Deep Learning	169
Pragnesh Patel, Aman Arora, Earl Swartzlander, Lizy John, University of Texas at Austin	
Cross-layer Designs against Non-ideal Effects in ReRAM-based Processing-in-Memory System	176
Chen Nie, Zongwu Wang, Qidong Tang, Chenyang Lv, Li Jiang ¹ , Zhezhi He, Shanghai Jiao Tong University	

SESSION 2D: Smart Sensing in Internet of Things (IoT)

Chair: Prabha Sundaravadivel, Ph.D, University of Texas at Tyler

Co-Chair: Shawana Tabassum, Ph.D, University of Texas at Tyler

An IoT-enabled Electronic Textile-based Flexible Body Sensor Network for Real-time Health Monitoring in Assisted Living during Pandemic	182
Nafize Ishtiaque Hossain and Shawana Tabassum, The University of Texas at Tyler	
EasyBand2.0: A Framework with Context-Aware Recommendation Mechanism for Safety-Aware Mobility during Pandemic Outbreaks	187
Seema G. Aarella ¹ , Ajaya K. Tripathy ² , Saraju Mohanty ¹ , Elias Kougiianos ¹ , ¹ University of North Texas, ² Gangadhar Meher University	
i-lete: An IoT-based physical Stress Monitoring Framework for Athletes	193
Prosenjit Ghosh and Prabha Sundaravadivel, The University of Texas at Tyler	
An Automatic and Efficient BERT Pruning for Edge AI Systems	199
Shaoyi Huang ¹ , Ning Liu ² , Yueying Liang ¹ , Hongwu Peng ¹ , Hongjia Li ² , Dongkuan Xu ³ , Mimi Xie ⁴ , Caiwen Ding ¹ , ¹ University of Connecticut, ² Northeastern University, ³ The Pennsylvania State University, ⁴ The University of Texas at San Antonio	

SESSION PW1: Poster and WIP Session 1

Chair: Cindy Yang Yi, Virginia Tech

Lightweight Neural Network Architectures for Resource-Limited Devices	205
April Reed ¹ , Xiaokun Yang ¹ , Shi Sha ² , ¹ University of Houston Clear Lake, ² Wilkes University	
Computation of Soft Error Rates Considering Test Pattern Sequences	212
Danushka Senarathna and Spyros Tragoudas, Southern Illinois University Carbondale	

Machine Learning Approach to Characteristic Fluctuation of Bulk FinFETs Induced by Random Interface Traps	218
Rajat Butola, Yiming Li, Sekhar Kola, National Yang Ming Chiao Tung University	
A Unified Statistical Analysis of Comprehensive Fluctuations of Gate-All-Around Silicon Nanosheet MOSFETs Induced by RDF, ITF, and WKF Simultaneously	224
Sekhar Kola, Yiming Li, Chieh-Yang Chen, Min-Hui Chuang, National Yang Ming Chiao Tung University	
Hardware Trojans for Confidence Reduction and Misclassifications on Neural Networks	230
Mahdieh Grailoo, Mairo Leier, Samuel Pagliarini, Tallinn University of Technology	
Reusing Verification Assertions as Security Checkers for Hardware Trojan Detection	236
Mohammad Eslami, Tara Ghasempouri, Samuel Pagliarini, Tallinn University of Technology	
HPAM: An 8-bit High-Performance Approximate Multiplier Design for Error Resilient Applications .	242
Divy Pandey ¹ , Vishesh Mishra ¹ , Saurabh Singh ¹ , Sagar Satapathy ² , Babita Jajodia ¹ , Dip Sankar Banerjee ² , ¹ Indian Institute of Information Technology Guwahati, ² Indian Institute of Technology Jodhpur	
Hardware-aware 3D Model Workload Selection and Characterization for Graphics and ML Applications	247
Ruihao Li, Aman Arora, Sikan Li, Qinzhe Wu, Lizy John, University of Texas at Austin	

SESSION PW2: WIP Session

Chair: Sara Tehranipoor, Santa Clara University

Co-Chair: tbd, tbd

Pushing Low Power Limits on Multi-Core High Performance SoC	255
Venkateswar Kowkutla, Siva Kothamasu, Kazunobu Shin, Chunhua Hu, Texas Instruments Inc.	
Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs	**259
Xiangdong Wei and Xinfei Guo, Shanghai Jiao Tong University	
Quantum Technology for Comparator Circuit	**260
Hafiz Hasan Babu ¹ , Khandaker Mohi Uddin ² , Rownak Himel ² , Nitish Biswas ² , ¹ University of Dhaka, ² Dhaka International University	
Density Aware Cell Library Design for Design-Technology Co-Optimization	**261
Shinichi Nishizawa and Toru Nakura, Fukuoka University	
Examining Vulnerability of HLS-designed Chaskey-12 Circuits to Power Side-Channel Attacks ...	**262
Saya Inagaki ¹ , Mingyu Yang ¹ , Yang Li ² , Kazuo Sakiyama ² , Yuko Hara-Azumi ¹ , ¹ Tokyo Institute of Technology, ² The University of Electro-Communications	
Challenges of Securing Low-Power LoRaWAN Devices Deployed in Advanced Manufacturing	**263
Mohammad Monjur, Joseph Heacock, Joshua Calzadillas, Rui Sun, Qiaoyan Yu, University of New Hampshire	
Sub-Space Modeling: An Enrollment Solution for XOR Arbiter PUF using Machine Learning	**264
Amir Alipour, David Hély, Vincent Beroulle, Giorgio Di Natale, Université Grenoble Alpes	
An Offline Hardware Security Assessment Approach using Symbol Assertion and Code Shredding	**265
Zahra Kazemi ¹ , Amin Norollah ³ , Mahdi Fazeli ² , David Hely ¹ , Vincent Beroulle ¹ , ¹ LCIS Lab, ² Halmstad University, ³ IUST	

SESSION 3DIC: Approximate Computing & Monolithic 3D ICs

Chair: Iraklis Anagnostopoulos, Southern Illinois University Carbondale

Co-Chair: Dr. Ankur Guha Roy, Broadcom

EFCSA: An Efficient Carry Speculative Approximate Adder with Rectification	266
Saurabh Singh ¹ , Vishesh Mishra ¹ , Sagar Satapathy ² , Divy Pandey ¹ , Kaustav Goswami ³ , Dip Sankar Banerjee ² , Babita Jajodia ¹ , ¹ Indian Institute of Information Technology Guwahati, ² Indian Institute of Technology Jodhpur, ³ University of California Davis	

Thermal Modeling and Design Exploration for Monolithic 3D ICs	273
Baoli Peng ¹ , Vasilis Pavlidis ² , Yi-Chung Chen ³ , Yuanqing Cheng ¹ , ¹ Beihang University, ² University of Manchester, ³ Tennessee State University	

Discrete Steps towards Approximate Computing	279
Michael Gansen ¹ , Jie Lou ¹ , Florian Freye ¹ , Tobias Gemmeke ¹ , Farhad Merchant ¹ , Albert Zeyer ^{1,2} , Mohammad Zeineldeen ^{1,2} , Ralf Schlüter ^{1,2} , Xin Fan ¹ , ¹ RWTH Aachen University, ² AppTek GmbH	

SESSION 3SS: Intelligent Internet of Battery-less Things

Chair: Mimi Xie, Ph.D, University of Texas at San Antonio

An Intermittent OTA Approach to Update the DL Weights on Energy Harvesting Devices	285
Wei Wei ¹ , Sahidul Islam ¹ , Jishnu Banerjee ¹ , Jieren Deng ² , Chen Pan ³ , Caiwen Ding ² , Mimi Xie ¹ , ¹ University of Texas at San Antonio, ² University of Connecticut, ³ Texas A&M University-Corpus Christi	

Aperiodic Tasks Scheduling of Energy Harvesting Embedded Systems	291
Hongzhi Xu ¹ , Binlian Zhang ¹ , Chen Pan ² , ¹ Jishou University, ² Texas A&M University-Corpus Christi	

Joint-optimization of Node Placement and UAV's Trajectory for Self-sustaining Air-Ground IoT System	297
Wen Zhang, Wenlu Wang, Mehdi Sookhak, Chen Pan, Texas A&M University-Corpus Christi	

Multilayered Triboelectric Energy Harvester as a Smart Floor Mat	303
Fatma Ozudogru ¹ , Sercan Koca ¹ , Seval Kinden ¹ , Shawana Tabassum ² , ¹ Eskisehir Technical University, ² The University of Texas at Tyler	

SESSION 3A: Acceleration and Efficiency of Computation and Storage

Chair: Rasit Topaloglu, IBM

Co-Chair: Vita Pi-Ho Hu, National Taiwan University

A Parallel SystemC Virtual Platform for Neuromorphic Architectures	307
Melvin Galicia, Farhad Merchant, Rainer Leupers, Aachen University	

ReFACE: Efficient Design Methodology for Acceleration of Digital Filter Implementations	313
Arman Roohi ¹ , Shaahin Angizi ² , Pooriya Navaeilavasani ³ , MohammadReza Taheri ³ , ¹ University of Nebraska - Lincoln, ² New Jersey Institute of Technology, ³ Independent Researcher	

In-storage Processing of I/O Intensive Applications on Computational Storage Drives	319
Ali HeydariGorji ¹ , Mahdi Torabzadehkashi ² , Siavash Rezaei ² , Hossein Bobarshad ² , Vladimir Alves ² , Pai Chou ¹ , ¹ University of California, Irvine, ² NGD Systems, Inc.	

Development of On-Wafer EUV Detector for In-Chamber Monitoring in Advanced CMOS Production	*
Ya-Chin King, National Tsing-Hua University	

SESSION 3B: AI Accelerator Hardware Design

Chair: Soheil Salehi, UC Davis

FPGA-based Reservoir Computing with Optimized Reservoir Node Architecture	325
Chunxiao Lin, Yibin Liang, Yang (Cindy) Yi, Virginia Tech	

A High-Speed CNN Hardware Accelerator with Regular Pruning	331
Yuan Song, Bi Wu, Tian Yuan, Weiqiang Liu, Nanjing University of Aeronautics and Astronautics	

Low-Precision Quantization Techniques for Hardware-Implementation-Friendly BERT Models	336
Xinpei Zhang, Yi Ding, Mingfei Yu, Shin-ichi O'uchi, Masahiro Fujita, University of Tokyo	

Integrated Sensing and Computing using Energy-Efficient Magnetic Synapses	342
Shaahin Angizi ¹ , Arman Roohi ² , ¹ New Jersey Institute of Technology, ² University of Nebraska - Lincoln	

* - This presentation has no formal paper

SESSION 3C: Keep the Chip Secrets Safe: Side-channel Attacks and Defenses

Chair: Nima Karimian, San Jose State University

BIC: Blind Identification Countermeasure for Malicious Thermal Sensor Attacks in Mobile SoCs	346
Mostafa Abdelrehim ¹ , Ahmad Patooghy ² , Amin Malekmohammadi ¹ , Abdel-Hameed Badawy ³ , ¹ California State University at Bakersfield, ² North Carolina A&T State University, ³ New Mexico State University	
Large-Scale Logic-Locking Attacks via Simulation	352
Ruben Purdy and R.D. (Shawn) Blanton, Carnegie Mellon University	
Stealthy Attack on Algorithmic-Protected DNNs via Smart Bit Flipping	358
Behnam Ghavami, Seyd Movi, Zhenman Fang, Lesley Shannon, Simon Fraser University	
Self-timed Sensors for Detecting Static Optical Side Channel Attacks	365
Sourav Roy ¹ , Tasnuva Farheen ¹ , Shahin Tajik ² , Domenic Forte ¹ , ¹ University of Florida, ² Worcester Polytechnic Institute	
Corruption Exposes You: Statistical Key Recovery from Compound Logic Locking	371
Arshdeep Kaur ¹ , Sayandeep Saha ² , Chandan Karfa ¹ , Debdeep Mukhopadhyay ² , ¹ Indian Institute of Technology Guwahati, ² Indian Institute of Technology Kharagpur	

SESSION 3D: Advanced 2.5D and 3D Heterogeneous Integration for State-of-the-Art Computing

Chair: Srinivasan Gopal, Broadcom

Design Methodology for Scalable 2.5D/3D Heterogenous Tiled Chiplet Systems	377
Srivatsa Rangachar Srinivasa, Jainaveen Sundaram Priya, Dileep Kurian, Erika Ramirez Lozano, Satish Yada, Saransh Chhabra, Kamakhya Prasad Sahu, Paolo Aseron, Ronald Kalim, Anuradha Srinivasan, Tanay Karnik, Intel	
NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications	381
Bires Kumar Joardar ¹ , Jana Doppa ² , Partha Pratim Pande ² , Krishnendu Chakrabarty ¹ , ¹ Duke University, ² Washington State University	
Analysis of the Security Vulnerabilities of 2.5-D and 3-D Integrated Circuits	387
Vaibhav Rao ¹ , Avesta Sasan ² , Ioannis Savidis ¹ , ¹ Drexel University, ² University of California, Davis	
SCIP to the Next Generation of Computing: Extending More than Moore with Silicon Photonics Chiplets in Package (SCIP)	394
Vivek Raghunathan, Karl Muth, Bapiraju Vinnakota, Prasad Venugopal, Rebecca Schaevitz, Manish Mehta, Broadcom	

SESSION 4A: Machine Learning Systems towards Practical Applications

Chair: Bo Yuan, Rutgers University

Co-Chair: Shiyuan Hu, University of Southampton

An Audio Frequency Unfolding Framework for Ultra-Low Sampling Rate Sensors	400
Zhihui Gao, Minxue Tang, Ang Li, Yiran Chen, Duke University	
BLCR: Towards Real-time DNN Execution with Block-based Reweighted Pruning	406
Xiaolong Ma ¹ , Geng Yuan ¹ , Zhengang Li ¹ , Yifan Gong ¹ , Tianyun Zhang ² , Wei Niu ³ , Zheng Zhan ¹ , Pu Zhao ¹ , Ning Liu ⁴ , Jian Tang ⁴ , Xue Lin ¹ , Bin Ren ³ , Yanzhi Wang ¹ , ¹ Northeastern University, ² Cleveland State University, ³ William & Mary, ⁴ Midea Group	
Double Deep Q-Learning Based Irrigation and Chemigation Control	414
Jianfeng Song, Dana Porter, Jiang Hu, Thomas Marek, Texas A&M University	
Energy Consumption and Runtime Performance Optimizations Applied to Hyperspectral Imaging Cancer Detection	420
Eduardo Juarez ¹ , Raquel Lazcano ² , Daniel Madroñal ² , Cesar Sanz ¹ , ¹ Universidad Politecnica de Madrid, ² Università degli Studi di Sassari	

SESSION 4B: Physical Implementation Considerations in VLSI Designs

Chair: Srinivas Katkooi, University of South Florida

Co-Chair: Srimi Krishnamoorthy, Intel Corp.

Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs	428
Li-Wei Chen ¹ , Yao-Nien Sui ¹ , Tai-Cheng Lee ¹ , I-Ching Tsai ² , Tai-Wei Kung ² , En-Cheng Liu ² , Yun-Chih Chang ² , Yih-Lang Li ¹ , Mango C.-T. Chao ¹ , ¹ National Yang-Ming Chiao Tung University, ² Realtek Semiconductor Corp.	
Multi-Objective Variation-Aware Sizing for Analog CNFET Circuits	434
Zahra Heshmatpour, Lihong Zhang, Howard Heys, Memorial University of Newfoundland	
Layout-based Vulnerability Analysis of LEON3 Processor to Single Event Multiple Transients using Satisfiability Modulo Theories	440
Sowmith Nethula, Vivek Bansal, Ghaith Hamad, Otmane Ait Mohamed, Concordia University	
Peak Prediction Using Multi Layer Perceptron (MLP) for Edge Computing ASICs Targeting Scientific Applications	446
Sandeep Miryala ¹ , Md Adnan Zaman ² , Sandeep Mittal ¹ , Yihui Ren ¹ , Grzegorz Deptuch ¹ , Gabriella Carini ¹ , Sioan Zohar ¹ , Shinjae Yoo ¹ , Jack Fried ¹ , Jin Huang ¹ , Srinivas Katkooi ² , ¹ Brookhaven National Laboratory, ² University of South Florida	
Improving Pin Accessibility of Standard Cell Libraries in 7nm Technology	452
Tsao-Hsuan Peng, Chih-Chun Hsu, Po-Chun Wang, Rung-Bin Lin, Yuan Ze University	

SESSION 4C: Physical Attacks on PUFs and Secure Hardware Design

Chair: Nima Karimian, San Jose State University

Joint Optimization of NCL PUF Using Frequency-based Analysis and Evolutionary Algorithm	458
Rabin Yu Acharya and Domenic Forte, University of Florida	
An Efficient Approach to Model Strong PUF with Multi-Layer Perceptron using Transfer Learning .	464
Amir Alipour, David Hély, Vincent Beroulle, Giorgio Di Natale, Université Grenoble Alpes	
A Lightweight Neighbor-Averaging Technique for Reducing Systematic Variations in Physically Unclonable Functions	470
Andres Martinez-Sanchez, Deva Borah, Wenjie Che, New Mexico State University	
Characterization of Mitigation Schemes against Timing-based Side-channel Attacks on PCIe Hardware	476
Usman Ali, Salman Abdul Khaliq, Omer Khan, University of Connecticut	
Strong PUF Security Metrics: Response Sensitivity to Small Challenge Perturbations	482
Fynn Kappelhoff ¹ , Rasmus Rasche ¹ , Debdeep Mukhopadhyay ² , Ulrich Rührmair ^{1,4} , ¹ Ludwig-Maximilians Universität München, ² IIT Kharagpur, Kharagpu, ³ University of Connecticut	

SESSION 4D: Approximate Computing: From Circuit Design to System Integration

Chair: Tobias Gemmeke, RWTH Aachen University

How Much is Too Much Error? Analyzing the Impact of Approximate Multipliers on DNNs	492
Ourania Spantidi and Iraklis Anagnostopoulos, Southern Illinois University Carbondale	
AxBy-ViT: Reconfigurable Approximate Computation Bypass for Vision Transformers	498
Dongning Ma, Xue Qin, Xun Jiao, Villanova University	
Approximate Decision Trees for Machine Learning Classification on Tiny Printed Circuits	503
Konstantinos Balaskas ^{1,2} , Georgios Zervakis ² , Kostas Siozios ¹ , Mehdi Tahoori ² , Joerg Henkel ² , ¹ Aristotle University of Thessaloniki, ² Karlsruhe Institute of Technology	
HW/SW Codesign for Approximate In-Memory Computing	509
Simon Thomann, Hong Nguyen, Hussam Amrouch, University of Stuttgart	
On the Resiliency of an Analog Memristive Architecture against Adversarial Attacks	515
Bijay Raj Paudel, Vasileios Pentsos, Spyros Tragoudas, Southern Illinois University Carbondale	