2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL 2022)

Virtual Conference 18 – 20 May 2022



IEEE Catalog Number: CFP22034-POD **ISBN:**

978-1-6654-2396-0

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP22034-POD
ISBN (Print-On-Demand):	978-1-6654-2396-0
ISBN (Online):	978-1-6654-2395-3
ISSN:	0195-623X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL) ISMVL 2022

Table of Contents

ISMVL 2022 Registrant Information	ix
ISMVL 2022 Executive Committee	х
ISMVL 2022 Program Committee	xi

Session 1: Circuits

Quantum Multiple Valued Kernel Circuits Aviraj Sinha (Southern Methodist University, USA) and Mitchell A. Thornton (Southern Methodist University, USA)	1
Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic Philipp Niemann (DFKI GmbH / University of Bremen, Germany; University of Bremen, Germany) and Rolf Drechsler (DFKI GmbH / University of Bremen, Germany; University of Bremen, Germany)	9
A Convenient Implementation of the Ternary Logic using Anti-Ambipolar Transistors and PMOS Based on Printed Carbon Nanotubes	15
Ternary Competitive to Binary: A Novel Implementation of Ternary Logic using Depletion-Mode and Conventional MOSFETs	21

Session 2: Quantum

Quantum Algorithm for Maximum Satisfiability Abdirahman Alasow (Portland State University, USA) and Marek Perkowski (Portland State University, USA)	27
Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture	35
Kamalika Datta (Deutsches Forschungszentrum für Künstliche Intelligenz, Germany), Abhoy Kole (JIS University, India), Indranil Sengupta (JIS University, India; Indian Institute of Technology Kharagpur, India), and Rolf Drechsler (University of Bremen, Germany; German Research Centre for Artificial Intelligence (DFKI), Germany)	
Communication Trade Offs in Intermediate Qudit Circuits Andrew Litteken (University of Chicago, USA), Jonathan M. Baker (University of Chicago, USA), and Federick T. Chong (University of Chicago, USA)	43

Session 3: Bent Functions and Clones

Construction of Ternary Bent Functions from Ternary Linear Functions Milena Stanković (Department of Computer Science, Faculty of Electronic Engineering, Niš, Serbia), Radomir S. Stanković (Mathematical Institute of SASA Belgrade, Serbia), Claudio Moraga (Technical University of Dortmund, Germany; Technical University "Federico Santa Maria"), and Jaakko T. Astola (Tampere University of Technology, Finland)	50
On New Properties of the Maiorana-McFarland Ternary Bent Functions Claudio Moraga (TU Dortmund University, Germany; Technical University "Federico Santa María", Chile), Radomir S. Stanković (Department of Computer Science, Faculty of Electronic Engineering, Niš, Serbia; Mathematical Institute, Serbian Academy of Sciences and Arts, Serbia), and Milena Stanković (Department of Computer Science, Faculty of Electronic Engineering, Niš, Serbia)	.56
Centralizing Monoids, Majority Operations and the Slupecki Clone Hajime Machida (Hitotsubashi University, Japan)	. 62
Weak Bases for Boolean Relational Clones Revisited Mike Behrisch (Technische Universität Wien; Johannes Kepler Universität Linz, Austria)	. 68
Bent-Based Realization of a Class of Ternary Plateaued Functions Claudio Moraga (Technical University Dortmund, Germany; Technical University "Federico Santa María"), Radomir S. Stankovic (Serbian Academy of Sciences and Arts, Serbia; Mathematical Institute, Serbian Academy of Sciences and Arts, Serbia), and Milena Stankovic (University of Niš, Serbia)	74
Current Challenges in Infinite-Domain Constraint Satisfaction: Dilemmas of the Infinite Sheep Michael Pinsker (Technische Universität Wien, Austria)	. 80

Session 4: Theory 1

Constructions of Kleene Lattices	;
An Algebraic Approach Towards the Fine-Grained Complexity of Graph Coloring Problems 94 Ambroise Baril (Universté de Lorraine: Nancy, France), Miguel Couceiro (Universté de Lorraine: Nancy, France), and Victor Lagerkvist (Linköping University, France)	ł
Falsification-Aware Semantics for Description Logics)
Non-Deterministic Many-Valued Modal Logic)
Characteristic Vectors of Reversible Boolean Functions with Threshold Components	;

Session 5: Theory 2

Falsification-Aware Twist Structures in Description Logic Norihiro Kamide (Teikyo University, Japan)	119
On the Sensitivity of Boolean and Multiple-Valued Symmetric Functions Jon Butler (Naval Postgraduate School, USA) and Tsutomu Sasao (Meiji University, Japan)	125
Liberating Classical Negation from Falsity Conditions Damian Szmuc (CONICET-SADAF, Argentina) and Hitoshi Omori (Ruhr University Bochum, Germany)	131
Haack Meets Herzberger and Priest Hitoshi Omori (Ruhr University Bochum, Germany) and Jonas Rafael Becker Arenhart (Federal University of Santa Catarina, Brazil)	137

Session 6: Synthesis

Approximate Memory-Based Logic Synthesis of Index Generation Functions using Linear Decomposition	145
Tomasz Mazurkiewicz (Military University of Technology, Warsaw, Poland)	_
LUT Cascade Realization of Threshold Functions and Its Application to Implementation of	
Ternary Weight Neural Networks	151
Tsutomu Sasao (Meiji University, Japan)	

Optimizations of Ternary Generative Adversarial Networks Kennichi Nakamura (Tokyo Institute of Technology, Japan) and Hiroki Nakahara (Tokyo Institute of Technology, Japan)	158
On Decision Diagrams for Maximally Asymmetric Functions Shinobu Nagayama (Hiroshima City University, Japan), Tsutomu Sasao (Meiji University, Japan), and Jon T. Butler (Naval Postgraduate School, USA)	164

Session 7: Applications

Two-Dimensional Symbol Mapping for Evaluating Multi-valued Data Transmission Quality 17 Yosuke Iijima (National Institute of Technology(KOSEN), Japan), Kazuharu Nakajima (Gunma University, Japan), and Yasushi Yuminaka (Gunma University, Japan)	70
A Method to Generate Rules from Examples	76
Fast Interface with Ensemble Ternary Neural Network	82
Phase & Power in Genomic Harmonic Analysis	88
Author Index	95