

2022 IEEE 40th VLSI Test Symposium (VTS 2022)

**San Diego, California, USA
25 – 27 April 2022**



**IEEE Catalog Number: CFP22029-POD
ISBN: 978-1-6654-1061-8**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22029-POD
ISBN (Print-On-Demand):	978-1-6654-1061-8
ISBN (Online):	978-1-6654-1060-1
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A Hardware-Based Evolutionary Algorithm with Multi-Objective Optimization Operators for On-Chip Transient Fault Detection.....	1
<i>Marcel Merten, Sebastian Huhn, Rolf Drechsler</i>	
A Highly Reliable and Low Power RHBD Flip-Flop Cell for Aerospace Applications	8
<i>Aibin Yan, Kuikui Qian, Jie Cui, Ningning Cui, Zhengfeng Huang, Xiaoqing Wen, Patrick Girard</i>	
A New Method to Generate Software Test Libraries for In-Field GPU Testing Resorting to High-Level Languages.....	14
<i>Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia, Matteo Sonza Reorda</i>	
Exploring Model-Based Failure Prediction of Passive Bio-Electro-Mechanical Implants.....	21
<i>Daniel Gulick, Yuna Jung, Seunghyun Lee, Sule Ozev, Jennifer Blain Christen</i>	
Fault Modeling and Test Generation for Technology-Specific Defects of Skyrmion Logic Circuits	28
<i>Ziqi Zhou, Ujjwal Guin, Peng Li, Vishwani D. Agrawal</i>	
Fault-Tolerant Neuromorphic Computing with Functional ATPG for Post-Manufacturing Re-Calibration.....	35
<i>Soyed Tuhin Ahmed, Mehdi B. Tahoori</i>	
Memristor-Specific Failures: New Verification Methods and Emerging Test Problems	42
<i>Baishakhi Rani Biswas, Sandeep Gupta</i>	
Methods for Testing Path Delay and Static Faults in RSFQ Circuits.....	49
<i>Mingye Li, Fangzhou Wang, Sandeep Gupta</i>	
Voltage Tuning for Reliable Computation in Emerging Resistive Memories	56
<i>Mahta Mayahinia, Atousa Jafari, Mehdi B. Tahoori</i>	
Machine Learning-Based Overkill Reduction Through Inter-Test Correlation.....	63
<i>D. Neethirajan, V. A. Niranjana, R. Willis, A. Nahar, D. Webster, Y. Makris</i>	
Semi-Supervised Root-Cause Analysis with Co-Training for Integrated Systems.....	70
<i>Renjian Pan, Xin Li, Krishnendu Chakrabarty</i>	
The Least-Squares Approach to Systematic Error Identification and Calibration in Semiconductor Multisite Testing.....	77
<i>Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, Srivaths Ravi, Degang Chen</i>	
Balanced Dual-Mask Protection Scheme for GIFT Cipher Against Power Attacks.....	84
<i>N/A</i>	
FSMx: Finite State Machine Extraction from Flattened Netlist with Application to Security	90
<i>Rasheed Kibria, Nusrat Farzana, Farimah Farahmandi, Mark Tehranipoor</i>	
Run-Time Hardware Trojan Detection in Analog and Mixed-Signal ICs	97
<i>Antonios Pavlidis, Eric Faehn, Marie-Minerve Louerat, H.-G. Stratigopoulos</i>	

Accurate Estimation of Test Pattern Counts for a Wide-Range of EDT Input/Output Channel Configurations	105
<i>Shi-Xuan Zheng, Chung-Yu Yeh, Kuen-Jong Lee, Chen Wang, Wu-Tung Cheng, Mark Kassab, Janusz Rajska, Sudhakar M. Reddy</i>	
FIFO Topology Aware Stalling for Accelerating Coverage Convergence of Stalling Regressions	112
<i>Debarshi Chatterjee, Parth Lathigara, Siddhanth Dhodhi, Chad Parsons</i>	
MBIST-Based Trim-Search Test Time Reduction for STT-MRAM.....	119
<i>Christopher Münch, Jongsin Yun, Martin Keim, Mehdi B. Tahoori</i>	
Exploiting Post-Silicon Debug Hardware to Improve the Fault Coverage of Software Test Libraries	126
<i>Riccardo Cantoro, Francesco Garau, Riccardo Masante, Sandro Sartoni, Virendra Singh, Matteo Sonza Reorda</i>	
Fast Test Generation for Structurally Similar Circuits	133
<i>Jerin Joe, Nilanjan Mukherjee, Irith Pomeranz, Janusz Rajska</i>	
Rule Generation for Classifying SLT Failed Parts	140
<i>Ho-Chieh Hsu, Cheng-Che Lu, Shih-Wei Wang, Kelly Jones, Kai-Chiang Wu, Mango C.-T. Chao</i>	
All Digital Low-Overhead SAR ADC Built-In Self-Test for Fault Detection and Diagnosis.....	147
<i>Mona Ganji, Marampally Saikiran, Degang Chen</i>	
Fast RF Mismatch Calibration Using Built-In Detectors	154
<i>Muslum Emir Avci, Sule Ozev, Y. B. Chethan Kumar</i>	
Performance Degradation Monitoring for Analog Circuits Using Lightweight Built-In Components.....	161
<i>Bora Bilgic, Sule Ozev</i>	
Novel Technique for Manufacturing & In-System Testing of Large Scale SoC Using Functional Protocol Based High-Speed I/O	168
<i>Amit Pandey, Brendan Tully, Abhijeet Samudra, Ajay Nagarandal, Karthikeyan Natarajan, Rahul Singhal</i>	
NVIDIA MATHS: Mechanism to Access Test-Data Over High-Speed Links	175
<i>Mahmut Yilmaz, Pavan Kumar Datla Jagannadha, Kaushik Narayanun, Shantanu Sarangi, Francisco Da Silva, Joe Sarmiento, Smbat Tonoyan, Ashwin Chintaluri, Animesh Khare, Milind Sonawane, Ashish Kumar, Anitha Kalva, Alex Hsu, Jayesh Pandey</i>	
On-Die Noise Measurement During Automatic Test Equipment (ATE) Testing and In-System-Test (IST)	182
<i>Seyed Nima Mozaffari, Bonita Bhaskaran, Shantanu Sarangi, Suhas Satheesh, Kuo Lin Fu, Nithin Valentine, P. Manikandan, Mahmut Yilmaz</i>	
Special Session: Calibrating Mismatch in an ISFET with a Floating-Gate.....	188
<i>Sahil Shah, Jennifer Blain Christen</i>	
Special Session: Testing and Characterization for Large-Scale Programmable Analog Systems	192
<i>Jennifer Hasler</i>	
Special Session: A Testability Practitioner’s Guide to Chiplets.....	197
<i>Abram Detofsky</i>	
Special Session: Test Impact of Multi-Die Packages	199
<i>Vineet Pancholi</i>	

Special Session: A Call to Standardize Chip-Let Interconnect Testing.....	201
<i>Sreejit Chakravarty</i>	
Special Session: Closed Chassis Platform Debug of Compute Systems Using the Functional Ubiquitous USB Type-C Receptacle	204
<i>Sankaran Menon, Rolf Kuehnis</i>	
Special Session: Fault-Tolerant Deep Learning: A Hierarchical Perspective	208
<i>Cheng Liu, Zhen Gao, Siting Liu, Xuefei Ning, Huawei Li, Xiaowei Li</i>	
Special Session: Fault Criticality Assessment in AI Accelerators.....	220
<i>Arjun Chaudhuri, Jonti Talukdar, Krishnendu Chakrabarty</i>	
Special Session: Effective In-Field Testing of Deep Neural Network Hardware Accelerators.....	224
<i>Shamik Kundu, Suvadeep Banerjee, Arnab Raha, Kanad Basu</i>	
Special Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML Systems.....	228
<i>Shail Dave, Alberto Marchisio, Muhammad Abdullah Hanif, Amira Guesmi, Aviral Shrivastava, Ihsen Alouani, Muhammad Shafique</i>	
Special Session: STT-MRAMs: Technology, Design and Test.....	242
<i>Anteneh Gebregiorgis, Lizhou Wu, Christopher Münch, Siddharth Rao, Mehdi B. Tahoori, Saïd Hamdioui</i>	
Special Session: On the Reliability of Conventional and Quantum Neural Network Hardware	252
<i>Mehdi Sadi, Yi He, Yanjing Li, Mahabubul Alam, Satwik Kundu, Swaroop Ghosh, Javad Bahrami, Naghmeh Karimi</i>	
Innovative Practices Track: Innovative Analog Circuit Testing Technologies	264
<i>Chris Mangelsdorf, Manasa Madhvaraj, Salvador Mir, Manuel Barragan, Daisuke Imori, Takayuki Nakatani, Shogo Katayama, Gaku Ogihara, Yujie Zhao, Jianglin Wei, Anna Kuwana, Kentaroh Katoh, Kazumi Hatayama, Haruo Kobayashi, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa</i>	
Innovative Practices Track: High Speed Test Fabric.....	265
<i>Bala Tarun Nelapatla, Rahul Singhal, Michael Daub, Zoran Stanojevic</i>	
Innovative Practices Track: Next Generation Test Standards	266
<i>Arani Sinha</i>	
Innovative Practices Track: New Methods for System Level Test of Image Projection and Radar VLSI Systems.....	267
<i>Rubin A. Parekhji</i>	
Innovative Practices Track: Test of 3D ICs & Chiplets	268
<i>Sandeep Kumar Goel, Sandeep Pendharkar, Chunsheng Liu</i>	
Innovative Practices Track: Silent Data Errors.....	269
<i>Arani Sinha</i>	
Innovative Practices Track: What's Next for Automotive: Where and How to Improve Field Test and Enhance SoC Safety	270
<i>Minqiang Peng, Youfa Wu, Jialiang Li, Alex Yu, Grigor Tshagharyan, Costas Argyrides, Vilas Sridharan, Gurgen Harutyunyan, Yervant Zorian, Nilanjan Mukherjee</i>	

Innovation Practices Track: Security in Test and Test for Security	271
<i>Gang Qu, Benjamin Tan, Kuheli Pratihar, Debdeep Mukhopadhyay, Ramesh Karri</i>	
Innovation Practices Track: Silicon Telemetry for Dependability	272
<i>Fei Su, Stephen Crosher, Andrea Matteucci, Yuwen Zou</i>	
Innovative Practices Track: Novel Methods for Validation and Test.....	273
<i>Nitin Chaudhary</i>	

Author Index