

**2022 IEEE 30th Annual
International Symposium on
Field-Programmable Custom
Computing Machines
(FCCM 2022)**

**New York City, New York, USA
15-18 May 2022**



**IEEE Catalog Number: CFP22054-POD
ISBN: 978-1-6654-8333-9**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22054-POD
ISBN (Print-On-Demand):	978-1-6654-8333-9
ISBN (Online):	978-1-6654-8332-2
ISSN:	2576-2613

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Message from the 2022 FCCM General and Program Chairs	vi
Organizing Committee	vii
Program Committee	viii
Additional Reviewers	ix
Sponsors	x

Session 1 - Tools

Resource sharing in dataflow circuits	1
<i>Lana Josipovic, Axel Marmet, Andrea Guerrieri and Paolo Ienne</i>	
Dynamic C-Slow Pipelining for HLS	10
<i>Jianyi Cheng, John Wickerson and George Constantinides</i>	
Augmenting HLS with Zero-Overhead Application-Specific Address Mapping for Optane DCPMM	20
<i>Nicholas Beckwith, Jialiang Zhang and Jing Li</i>	
IMpress: Large Integer Multiplication Expression Rewriting for FPGA HLS	29
<i>Ecenur Ustun, Ismail San, Jiaqi Yin, Cunxi Yu and Zhiru Zhang</i>	
Resource Sharing for Verified High-Level Synthesis	39
<i>Michalis Pardalos, Yann Herklotz and John Wickerson</i>	

Session 2 - Architecture

CoMeFa: Compute-in-Memory Blocks for FPGAs	45
<i>Aman Arora, Tanmay Anand, Aatman Borda, Rishabh Sehgal, Bagus Hanindhito, Jaydeep Kulkarni and Lizy John</i>	
Managing HBM Bandwidth on Multi-Die FPGAs with FPGA Overlay NoCs	54
<i>Srinirdheeshwar Kuttuva Prakash, Hiren Patel and Nachiket Kapre</i>	
Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm	63
<i>Sajjad Rostami Sani, Anas Razzaq and Andy Ye</i>	
An Evaluation of Using CCIX for Cache-Coherent Host-FPGA Interfacing	72
<i>Sajjad Tamimi, Florian Stock, Arthur Bernhardt, Ilia Petrov and Andreas Koch</i>	

Session 3 - Applications 1

FPGA Accelerator for Homomorphic Encrypted Sparse Convolutional Neural Network Inference	81
<i>Yang Yang, Sanmukh R. Kuppannagari, Rajgopal Kannan and Viktor Prasanna</i>	
An FPGA Accelerator for Genome Variant Calling	90
<i>Tiancheng Xu, Scott Rixner and Alan Cox</i>	

A Dual-Mode Similarity Search Accelerator based on Embedding Compression for Online Cross-Modal Image-Text Retrieval	99
<i>Yeo-Reum Park, Ji-Hoon Kim, Jaeyoung Do and Joo-Young Kim</i>	

Software defined optical time-domain reflectometer	108
<i>Thomas Mauldin, Zhenyu Xu and Tao Wei</i>	

Session 4 - Machine Learning

FAXID: FPGA-Accelerated XGBoost Inference for Data Centers using HLS	113
<i>Archit Gajjar, Priyank Kashyap, Aydin Aysu, Paul Franzon, Sumon Dey and Chris Cheng</i>	

Reverse Engineering Neural Network Folding with Remote FPGA Power Analysis	122
<i>Vincent Meyers, Dennis Gnad and Mehdi Tahoori</i>	

NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering	132
<i>Yukui Luo, Shijin Duan, Cheng Gongye, Yunsi Fei and Xiaolin Xu</i>	

High-Rate Machine Learning for Forecasting Time-Series Signals	141
<i>Atiyehsadat Panahi, Ehsan Kabir, Austin Downey, David Andrews, Miaoqing Huang and Jason Bakos</i>	

Session 5 - Security and Crypto

A High-Performance Hardware Architecture for ECC Point Multiplication over Curve25519	150
<i>Guiming Wu, Qianwen He, Jiali Jiang, Zhenxiang Zhang, Xin Long, Yuan Zhao and Yinchao Zou</i>	

A Cautionary Note on Protecting Xilinx' UltraScale(+) Bitstream Encryption and Authentication Engine	159
<i>Maik Ender, Gregor Leander, Amir Moradi and Christof Paar</i>	

Characterization of Side Channels on FPGA-based Off-The-Shelf Boards against Automated Attacks	168
<i>Jens Trautmann, Jürgen Teich and Stefan Wildermann</i>	

Precise Fault Injection to Enable DFIA for Attacking AES in Remote FPGAs	177
<i>Xiang Li, Russell Tessier and Daniel Holcomb</i>	

Session 6 - Applications 2

Fast Arbitrary Precision Floating Point on FPGA	182
<i>Johannes de Fine Licht, Christopher A. Pattison, Alexandros Nikolaos Ziogas, David Simmons-Duffin and Torsten Hoefler</i>	

Low-Latency Modular Exponentiation for FPGAs	191
<i>Martin Langhammer, Sergey Gribok and Bogdan Pasca</i>	

A Generator of Numerically-Tailored and High-Throughput Accelerators for Batched GEMMs	200
<i>Louis Ledoux and Marc Casas</i>	

Leveraging FPGA Runtime Reconfigurability to Implement Multi-Hash-Chain Proof-of-Work.....	210
<i>Tong Wu and Oliver Diessel</i>	

Posters

A programming model for developing Application Specific Dataflow Machines on FPGAs .	215
<i>Nick Brown</i>	
MaNaBIT: A Versatile Tool for Manipulating and Analyzing FPGA Bitstreams.....	216
<i>Najdet Charaf, Christoph Tietz and Diana Goehring</i>	
Mixed-Resource Parallel Processing on FPGAs.....	217
<i>Stewart Denholm and Wayne Luk</i>	
On the Single Event Upset Vulnerability and Mitigation of Binarized Neural Networks on FPGAs	218
<i>Junning Fan and Oliver Diessel</i>	
Improving Energy Efficiency in Loop Pipelining by Rational-II Modulo Scheduling.....	219
<i>Nicolai Fiege, Patrick Sittel and Peter Zipf</i>	
FCsN: A FPGA-Centric SmartNIC Framework for Neural Networks	221
<i>Anqi Guo, Tong Geng, Yongan Zhang, Pouya Haghi, Chunshu Wu, Cheng Tan, Yingyan Lin, Ang Li and Martin Herbordt</i>	
FPGA-assisted Massive Packet Queueing and Traffic Shaping at the Network Edge	223
<i>Ralf Kundel, Leonhard Nobach, Hans-Joerg Kolbe, Tobias Meuser and Ralf Steinmetz</i>	
Accelerator Design For Deformable Convolution Networks using High Bandwidth Memory	224
<i>Yuan Meng, Hongjiang Men and Viktor Prasanna</i>	
FPGA-Based Database Query Processing on Arbitrarily Wide Tables.....	225
<i>Mehdi Moghaddamfar, Christian Färber, Norman May, Wolfgang Lehner and Akash Kumar</i>	
Exploiting Scheduling Information for Efficient High-Level Synthesis Design Space Exploration	226
<i>Xingyue Qian, Jian Shi, Li Shi, Haoyang Zhang, Lijian Bian and Weikang Qian</i>	
TopSort: A High-Performance Two-Phase Sorting Accelerator Optimized on HBM-based FPGAs.....	227
<i>Weikang Qiao, Licheng Guo, Zhenman Fang, Mau-Chung Frank Chang and Jason Cong</i>	
Machine Learning Based Predictive Framework for FPGA Execution Time and Power Consumption	228
<i>Lina Sawalha, Tawfiq Abuaita, Martin Cowely, Sergei Akhmatdinov and Adam Dubs</i>	
Hardware-Friendly Acceleration for Deep Neural Networks with Micro-Structured Compression	229
<i>Mengshu Sun, Sheng Lin, Shan Liu, Songnan Li, Yanzhi Wang, Wei Jiang and Wei Wang</i>	

A Scalable Distributed Radix Sorter for FPGA Clusters using High-Bandwidth Memory Networks.....	230
<i>Yutaka Urino, Takanori Shimizu, Hiroshi Yamaguchi, Kenji Mizutani, Shigeru Nakamura, Tatsuya Usuki and Michihiro Koibuchi</i>	
DQI: A Dynamic Quantization Method for Efficient Deep Neural Network Inference Accelerators.....	231
<i>Yun Wang, Qiang Liu and Shun Yan</i>	
Scheduling of Hardware Tasks in Reconfigurable Mixed-Criticality Systems.....	232
<i>Cornelia Wulf, Najdet Charaf and Diana Goehringer</i>	
A Versatile Systolic Array for Transposed and Dilated Convolution on FPGA.....	233
<i>Suhail Basalama, Atefeh Sohrabizadeh, Jie Wang and Jason Cong</i>	
A Virtual Machine Approach for High-level FPGA Programming.....	235
<i>Emmanuel Chailloux, Jocelyn Sérot and Loïc Sylvestre</i>	
Density-Aware Parallel Hyperdimensional Genome Sequence Matching.....	236
<i>Hanning Chen and Mohsen Imani</i>	
Biological Activity Prediction of GPCR-targeting Ligands on Heterogeneous FPGA-based Accelerators.....	237
<i>Ruiqi Chen, Yuhanyao Ma, Shaodong Zheng, Shizhen Huang, Chao Chen, Jun Yu and Kun Wang</i>	
A Near-Memory Radix Sort Accelerator with Parallel 1-bit Sorter.....	238
<i>Jihwan Cho, Dalta Imam Maulana and Wanyeong Jung</i>	
Odin-II Partial Technology Mapping for Yosys Coarse-grained Netlists in VTR.....	239
<i>Seyed Alireza Damghani and Kenneth B. Kent</i>	
An Efficient FPGA Implementation of k-Nearest Neighbors (k-NN) via Online Arithmetic	240
<i>Saeid Gorgin, Mohammad Hosein Gholamrezaei, Danial Javaheri and Jeong-A Lee</i>	
A New Design Workflow for PYNQ Enabled Xilinx Platforms Utilising the Simulink Environment for Vivado IPI Abstraction.....	242
<i>Lewis McLaughlin, Louise Crockett and Robert Stewart</i>	
COPA Use Case: Distributed Secret Sharing MPC.....	243
<i>Rushi Patel, Pouya Haghi, Shweta Jain, Andriy Kot, Venkata Krishnan, Mayank Varia and Martin Herbordt</i>	
TFR-GCN: A GCN Accelerator with Tile-Fusing Strategy.....	245
<i>Shengjun Xu, Wenjin Huang and Yihua Huang</i>	
OpenMDS: An Open-Source Shell Generation Framework for High-Performance Design on Multi-Die FPGAs.....	246
<i>Gyeongcheol Shin, Junsoo Kim and Joo-Young Kim</i>	
Highly-Multiplexed Superconducting Detector Readout: Approachable High-Speed FPGA Design.....	247
<i>Jennifer Smith, John Bailey and Benjamin Mazin</i>	
Dual-Line-Systolic Array for High Performance CNN Accelerator.....	249
<i>Peng Xue, Lunshuai Pan, Litao Sun and Mingqiang Huang</i>	

FPGA-based Accelerators System with Low Latency Autonomous DMA Engine 250
Tomoya Yokono, Yoshiro Yamabe, Kenji Tanaka, Yuki Arikawa and Teruaki Ishizaki