

2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS 2022)

**Santiago, Chile
1-4 March 2022**



**IEEE Catalog Number: CFP22LAS-POD
ISBN: 978-1-6654-2009-9**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22LAS-POD
ISBN (Print-On-Demand):	978-1-6654-2009-9
ISBN (Online):	978-1-6654-2008-2
ISSN:	2330-9954

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

A Novel Event-Based Method for ASK Demodulation.....	1
<i>Alexis Rodrigo Iga Jadue, Sylvain Engels and Laurent Fesquet</i>	
26 GHz VCO in 22nm FDSOI Technology for RADAR Application.....	5
<i>Piyush Kumar, Dario Stajic, Erkan Nevzat Isa and Linus Maurer</i>	
Improved Approximate Multipliers for Single-Precision Floating-Point Hardware Design.....	9
<i>Patricia da Costa, Pedro T. L. Pereira, Brunno Abreu, Guilherme Paim, Eduardo Da Costa and Sergio Bampi</i>	
A Fast Approximate Function Generation Method to ATMR Architecture.....	13
<i>Guilherme Barbosa Manske, Clayton Rodrigues Farias, Paulo Francisco Butzen and Leomar Soares da Rosa Junior</i>	
Exploring the Impacts of Multiple Kernel Sizes of Gaussian Filters Combined to Approximate Computing in Canny Edge Detection.....	17
<i>Marcio Monteiro, Ismael Seidel, Mateus Grellert, Jose Luis Güntzel, Leonardo Soares and Cristina Meinhardt</i>	
On the Netlist Gate-level Pruning for Tree-based Machine Learning Accelerators.....	21
<i>Brunno Abreu, Guilherme Paim, Jorge Castro-Godínez, Mateus Grellert and Sergio Bampi</i>	
Voltage and Technology Scaling of DMTJ-based STT-MRAMs for Energy-Efficient Embedded Memories.....	25
<i>Esteban Garzón, Ramiro Taco, Luis-Miguel Procel-Moya, Lionel Trojman and Marco Lanuzza</i>	
Energy-Efficient FinFET- Versus TFET-Based STT-MRAM Bitcells.....	29
<i>Ariana Musello, Santiago S. Pérez, Marco Villegas, Luis Miguel Prócel, Ramiro Taco and Lionel Trojman</i>	
DMTJ-Based Non-Volatile Ternary Content Addressable Memory for Energy-Efficient High-Performance Systems.....	33
<i>Kevin Vicuña, Luis Miguel Prócel, Lionel Trojman and Ramiro Taco</i>	
Technical and pedagogical challenges in micro-nanoelectronics for facing up-coming digital society.....	37
<i>Olivier Bonnaud</i>	

Fault-Tolerant Finite State Machine Quasi Delay Insensitive in Commercial FPGA Devices	41
<i>Orlando Verducci, Duarte Oliveira and Gracieth Batista</i>	
Impact of Thread Parallelism on the Soft Error Reliability of Convolution Neural Networks.....	45
<i>Geancarlo Abich, Rafael Garibotti, Jonas Gava, Ricardo Reis and Luciano Ost</i>	
Memristor-based Oscillator for Complex Chemical Wave Logic Computations: Fredkin Gate Paradigm.....	49
<i>Theodoros Chatzinikolaou, Iosif-Angelos Fyrigos, Vasileios Ntinias, Stavros Kitsios, Panagiotis Bousoulas, Michail-Antisthenis Tsompanas, Dimitris Tsoukalas, Andrew Adamatzky and Georgios Ch. Sirakoulis</i>	
SOI UTBB Capacitive Cross-Coupling Effects in Ultimate Technological Nodes	53
<i>Fernando José Costa, Renan Trevisoli Doria and Rodrigo Trevisoli Doria</i>	
An NML in-plane Wire Crossing Structure	57
<i>Laysson Luz, José Augusto Miranda Nacif, Ricardo Santos Ferreira and Omar Paranaíba Vilela Neto</i>	
MAX-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators	61
<i>Vasileios Leon, Georgios Makris, Sotirios Xydis, Kiamal Pekmestzi and Dimitrios Soudris</i>	
Design of Asynchronous Pipelines with QDI Template Using Commercial FPGA.....	65
<i>Gabriel Duarte, Duarte Oliveira and Gracieth Batista</i>	
PPA Based CNN Architecture Explorer.....	69
<i>Masoud Shahshahani and Dinesh Bhatia</i>	
Calibration of Logical Effort Transistor Sizing for On-the-Fly Low-Power Supergate Design....	73
<i>Henrique Kessler, Murilo Bohlke, Leomar da Rosa Jr., Marcelo Porto and Vinícius Camargo</i>	
Implementation of a Fully Differential Low Noise Current Source for Fluxgate Sensors.....	77
<i>Maximilian Scherzer, Mario Auer, Aris Valavanoglou and Werner Magnes</i>	
Validation of an Signal Acquisition for Electrochemical Noise Corrosion Monitoring System.....	81
<i>Marco Antonio Menezes, Tales Pimenta and Carlos Martinez</i>	
An integrated circuit to enable electrodeposition and amperometric readout of sensing electrodes.....	85

Minghao Li, Anne Vanhoestenberghé and Sara Ghoreishizadeh

Low Power Frequency Dividers using TSPC logic in 28nm FDSOI Technology.....	89
<i>Md Sazzad Hossain, Mateus Bernardino Moreira, Francois Sandrez, Francois Rivet, Herve Lapuyade and Yann Deval</i>	
22nm CMOS pW Standby Power Flip-Flops with/without Security using Dynamic Leakage Suppression Logic.....	93
<i>Huy Duong, Guowei Chen and Kiichi Niitsu</i>	
A Digital Random Number Generator Based on Four Regional Examination of Double Scroll Chaos.....	97
<i>Onur Karataş and Salih Ergün</i>	
Optimized Hardware Implementation of Vedic Binary Multiplier using Nikhila Sutra on FPGA.....	101
<i>Palak Yash, Mansi Thakare and Babita Jajodia</i>	
Ultra-Low-Power CMOS Voltage Reference Topologies Regarding Technology Node.....	105
<i>Fabián Olivera, Lucas Souza da Silva and Antonio Petraglia</i>	
A Wide-Range, High-Voltage, Floating Level Shifter with Charge Refreshing in a Standard 180 nm CMOS Process.....	109
<i>David Palomeque-Mangut, Ángel Rodríguez-Vázquez and Manuel Delgado-Restituto</i>	
A 52.3% Peak Efficiency 22nm CMOS Low-Power Light-Adaptive Self-Oscillating Voltage Doubler Using Scalable Dynamic Leakage-Suppression Logic.....	113
<i>Xujiaming Chen, Guowei Chen, Xinyang Yu, Yue Wang and Kiichi Niitsu</i>	
An Ultra-Low Power 22nm Self-Oscillating Voltage Doubler With Dynamic Leakage-Suppression Logic.....	117
<i>Kato Sora, Chen Guowei and Niitsu Kiichi</i>	
VLSI Architecture Design Methodology for Deep learning based Upper Limb and Lower Limb Movement Classification for Rehabilitation Application.....	120
<i>Anagha Nimbekar, Y V Sai Dinesh, Arvind Gautum, Vidhumouli Hunsigida, Appa Rao Nali and Acharyya Amit</i>	
A Novel Single Lead to 12-Lead ECG Reconstruction Methodology Using Convolutional Neural Networks and LSTM.....	124
<i>Gundlapalle Vishnuvardhan and Acharyya Amit</i>	
Phase Space Reconstruction Based Real Time Fatigue Crack Growth Estimation for Structural Health Monitoring Ships.....	128

Prasannata Bhange, Deepak Kumar Joshi Joshi, Acharyya Amit, Sunil Kumar Pandu, Kamal Mankari, Swati Ghosh Acharyya and Sridhar K

Sensor Systems for Smart Agriculture.....	132
<i>Diego Barrettino</i>	
An IoT SoC for Agricultural Applications.....	136
<i>Victor Grimblatt, Guillaume Ferré, Christophe Jego and Francois Rivet</i>	
UAVs vs Satellites: Comparison of tools for water quality monitoring V2.....	140
<i>Enzo Pacilio, Alejo Silvarrey and Alvaro Pardo</i>	
Long-Range Low-Power Soil Water Content Monitoring System for Precision Agriculture.....	144
<i>Mattia Barezzi, Umberto Garlando, Francesca Pettiti, Luca Nari, Davide Gisolo, Davide Canone and Danilo Demarchi</i>	
Smart devices and RFID: towards an Android-based information system in the Cattle-yards.....	148
<i>Arnaud Alfredo, Matías Miguez, Juan Sapriza, Bruno Bellini and Felipe Estevez</i>	
Hybrid Comparator and Window Switching Scheme for low-power SAR ADC.....	152
<i>Bruno Canal, Hamilton Klimach, Sergio Bampi and Tiago Balen</i>	
Highly Linear Large Signal Compact Voltage-to-Current Converter in 28 nm FD-SOI Technology.....	156
<i>Andrés Asprilla, Andreia Cathelin and Yann Deval</i>	
TISIRC: A multichannel ASIC with gain control for SiPM detectors.....	160
<i>Renzo Barraza, Angel Abusleme and Sergey Kuleshov</i>	
Voltage-to-Voltage Sigmoid Neuron Activation Function Design for Artificial Neural Networks.....	164
<i>Tatiana Moposita, Lionel Trojman, Marco Lanuzza, Felice Crupi and Andrei Vladimirescu</i>	
Random Number Generators Based on Metastable Behavior in Double-Scroll Chaotic Attractors.....	168
<i>Kaya Demir and Salih Ergun</i>	
Near threshold pulse transit time processor for central blood pressure estimation.....	172
<i>Francisco Veirano, Pablo Pérez-Nicoli, Nicolás Gammarano, German Fierro and Fernando Silveira</i>	

MLSBench: A Benchmark Set for Machine Learning based FPGA HLS Design Flows.....	176
<i>Pingakshaya Goswami, Masoud Shahshahani and Dinesh Bhatia</i>	
Evaluating a Machine Learning-based Approach for Cache Configuration.....	180
<i>Lucas Ribeiro, Ricardo Jacobi, Jones da Silva, Ivan Silva and Francisco Silva</i>	
Approximation-Based Implementation for a Minimum Energy Point Tracking Algorithm over a Wide Operating Performance Region.....	184
<i>Shoya Sonoda, Jun Shiomi and Hidetoshi Onodera</i>	
Notch Frequency Generation Methods in Noise Spread Spectrum for Pulse Coding Switching DC-DC Converter.....	188
<i>Guiyi Dong, Shogo Katayama, Yifei Sun, Yasunori Kobori, Anna Kuwana and Haruo Kobayashi</i>	
A Highly Compact 1W Ku-Band Power Amplifier.....	192
<i>Benjamin Coquillas, Eric Kerherve, Anne-Charlotte Amiaud, Laurent Roussel, Samuel Redois, Bruno Louis, Thomas Merlet and Vincent Petit</i>	
A Low-Cost Cold Plasma Generator Circuits Designed for Laboratory Applications.....	196
<i>Johan Guzman, Roberto Ramirez, Claudio Tenreiro, Sergio Diaz and Oscar Hernandez</i>	