

# **2022 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2022)**

**Tokyo, Japan  
20 – 22 April 2022**



**IEEE Catalog Number: CFP22COL-POD  
ISBN: 978-1-6654-1990-1**

**Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP22COL-POD
ISBN (Print-On-Demand):	978-1-6654-1990-1
ISBN (Online):	978-1-6654-1989-5
ISSN:	2167-9657

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

Message from the Steering Committee Chair.....	i
Message from the Organizing Committee Chair .....	ii
Message from the Program Committee Chairs.....	iv
List of the Committees Members .....	vi
Final Program.....	ix
Special Session Speaker’s Biography.....	xix
Keynote & Invited Speaker’s Biography.....	xxii
Supporting Organization List .....	xxx
Body Bias Control on a CGRA Based on Convex Optimization .....	1
<i>Takuya Kojima, Hayate Okuhara, Masaaki Kondo, Hideharu Amano</i>	
Power Analysis of Directly-Connected FPGA Clusters .....	4
<i>Kensuke Iizuka, Haruna Takagi, Aika Kamei, Kazuei Hironaka, Hideharu Amano</i>	
A Memcapacitive Spiking Neural Network with Circuit Nonlinearity-Aware Training.....	10
<i>Reon Oshio, Takuya Sugahara, Atsushi Sawada, Mutsumi Kimura, Renyuan Zhang, Yasuhiko Nakashima</i>	
A 1036 TOP/s/W, 12.2 mW, 2.72 $\mu$ J/Inference All Digital TNN Accelerator in 22 Nm FDX Technology for TinyML Applications .....	16
<i>Moritz Scherer, Alfio Di Mauro, Georg Rutishauser, Tim Fischer, Luca Benini</i>	
Reinforcement Learning Based Efficient Mapping of DNN Models onto Accelerators .....	19
<i>Shine Parekkadan Sunny, Satyajit Das</i>	
A Low-Power and Real-Time 3D Object Recognition Processor with Dense RGB-D Data Acquisition in Mobile Platforms .....	25
<i>Dongseok Im, Gwangtae Park, Junha Ryu, Zhiyong Li, Sanghoon Kang, Donghyeon Han, Jinsu Lee, Wonhoon Park, Hankyul Kwon, Hoi-Jun Yoo</i>	
Zero-Standby-Power Nonvolatile Standard Cell Memory Using FiCC for IoT Processors with Intermittent Operations.....	28
<i>Yuki Abe, Kazutoshi Kobayashi, Jun Shiomi, Hiroyuki Ochi</i>	
DXT501:An SDR-Based Baseband MP-SoC for Multi-Protocol Industrial Wireless Communication .....	34
<i>Yang Chen, Lin Liu, Xuelin Feng, Jinglin Shi</i>	
An Efficient Reference Image Sharing Method for the Parallel Video Encoding Architecture .....	40
<i>Ken Nakamura, Yuya Omori, Daisuke Kobayashi, Koyo Nitta, Kimikazu Sano, Masayuki Sato, Hiroe Iwasaki, Hiroaki Kobayashi</i>	
Ultra-Low Latency 8K Video-Transmission System Utilizing Disaggregation Configuration.....	43
<i>Yasuhiro Mochida, Daisuke Shirai, Koichi Takasugi</i>	

Hardware Acceleration of Aggregate Signature Generation and Authentication by BLS Signature  
Over BLS12-381 Curve..... 46  
*Kaoru Masada, Ryohei Nakayama, Makoto Ikeda*

Encoder-Based Many-Pattern Matching on FPGAs..... 49  
*Hoang-Gia Vu, Ngoc-Dai Bui*

**Author Index**