2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA 2022)

Virtual Symposium 2-6 April 2022

Pages 1-618



IEEE Catalog Number: ISBN: CFP22013-POD 978-1-6654-2028-0

Copyright © 2022 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

CFP22013-POD
978-1-6654-2028-0
978-1-6654-2027-3
1530-0897

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA) HPCA 2022

Table of Contents

Message from the General Chairs	xviii
Message from the Program Chair	xx
Message from the Industry Track Program Chair	xxv
Sponsors	xxvi

Session 1A: Accelerators I

Direct Spatial Implementation of Sparse Matrix Multipliers for Reservoir Computing
uSystolic: Byte-Crawling Unary Systolic Array
CAMA: Energy and Memory Efficient Automata Processing in Content-Addressable Memories 25 Yi Huang (Rice University), Zhiyu Chen (Rice University), Dai Li (Rice University), and Kaiyuan Yang (Rice University)
CoopMC: Algorithm-Architecture Co-Optimization for Markov Chain Monte Carlo Accelerators 38 Yuji Chai (Harvard University, USA; Stochastic Inc., USA), Glenn G. Ko (Harvard University, USA; Stochastic Inc., USA), Wei-Te Mark Ting (Harvard University, USA; Stochastic Inc., USA), Luke Bailey (Harvard University, USA; Stochastic Inc., USA), David Brooks (Harvard University, USA), and Gu-Yeon Wei (Harvard University, USA)

Session 1B: Security I

Leaky Frontends: Security Vulnerabilities in Processor Frontends Shuwen Deng (Yale University, USA), Bowen Huang (Yale University, USA), and Jakub Szefer (Yale University, USA)	53
DPrime+DAbort: A High-Precision and Timer-Free Directory-Based Side-Channel Attack in	
Non-Inclusive Cache Hierarchies using Intel TSX	67
Sowoong Kim (UNIST, Republic of Korea), Myeonggyun Han (UNIST,	
Republic of Korea), and Woongki Baek (UNIST, Republic of Korea)	

Abusing Cache Line Dirty States to Leak Information in Commercial Processors	82
Yujie Cui (Peking University, China), Chun Yang (Peking University,	
China), and Xu Cheng (Peking University, China)	
unXpec: Breaking Undo-Based Safe Speculation	98
Mengming Li (Zhejiang University), Chenlu Miao (Zhejiang University),	
Yilong Yang (Zhejiang University), and Kai Bu (Zhejiang University)	

Session 1C: At Scale

Cottage: Coordinated Time Budget Assignment for Latency, Quality and Power Optimization in Web Search Liang Zhou (University of California Riverside, USA), Laxmi N. Bhuyan	113
(University of California Riverside, USA), and K. K. Ramakrishnan (University of California Riverside, USA)	
Enabling Efficient Large-Scale Deep Learning Training with Cache Coherent Disaggregated Memory Systems	126
Zixuan Wang (University of California, San Diego), Joonseop Sim	
(System Architecture Division, SK hynix), Euicheol Lim (System	
Architecture Division, SK hynix), and Jishen Zhao (University of California, San Diego)	
 Hercules: Heterogeneity-Aware Inference Serving for At-Scale Personalized Recommendation Liu Ke (Meta; Washington University in St Louis, USA), Udit Gupta (Meta; Harvard University, USA), Mark Hempstead (Tufts University, USA), Carole-Jean Wu (Meta, USA), Hsien-Hsin S. Lee (Meta, USA), and Xuan Zhang (Washington University in St. Louis, USA) 	141
ReTail: Opting for Learning Simplicity to Enable QoS-Aware Power Management in the Cloud Shuang Chen (Cornell University, USA), Angela Jin (Cornell University, USA), Christina Delimitrou (Cornell University, USA), and José F. Martínez (Cornell University, USA)	155

Session 2A: Accelerators II

 Hardware-Accelerated Hypergraph Processing with Chain-Driven Scheduling	.184
 ScalaGraph: A Scalable Accelerator for Massively Parallel Graph Processing	199

Session 2B: Security II

Adaptive Security Support for Heterogeneous Memory on GPUs Shougang Yuan (North Carolina State University, USA), Amro Awad (North Carolina State University, USA), Ardhi Wiratama Baskara Yudha (University of Central Florida, USA), Yan Solihin (University of Central Florida, USA), and Huiyang Zhou (North Carolina State University, USA)	213
TNPU: Supporting Trusted Execution with Tree-Less Integrity Protection for Neural Processing Unit Sunho Lee (KAIST), Jungwoo Kim (KAIST), Seonjin Na (KAIST), Jongse Park (KAIST), and Jaehyuk Huh (KAIST)	229
 SecNDP: Secure Near-Data Processing with Untrusted Memory	244

Session 2C: Quantum I

 AFS: Accurate, Fast, and Scalable Error-Decoding for Fault-Tolerant Quantum Computers	259
QULATIS: A Quantum Error Correction Methodology Toward Lattice Surgery	274
VAQEM: A Variational Approach to Quantum Error Mitigation	288

Session 3A: Accelerators III

 DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs	04
Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural Computation	17
Near-Stream Computing: General and Transparent Near-Cache Acceleration	31

Session 3B: Security III

HyBP: Hybrid Isolation-Randomization Secure Branch Predictor	
Lutan Zhao (University of Chinese Academy of Sciences), Peinan Li	
(University of Chinese Academy of Sciences), Rui Hou (University of	
Chinese Academy of Sciences), Michael C. Huang (University of	
Rochester), Xuehai Qian (University of Southern California), Lixin	
Zhang (Freelance), and Dan Meng (University of Chinese Academy of	
Sciences)	

IR-ORAM: Path Access Type Based Memory Intensity Reduction for Path-ORAM	360
Mehrnoosh Raoufi (University of Pittsburgh, USA), Youtao Zhang	
(University of Pittsburgh, USA), and Jun Yang (University of	
Pittsburgh, USA)	
SafeGuard: Reducing the Security Risk from Row-Hammer via Low-Cost Integrity Protection	373
Ali Fakhrzadehgan (University of Texas at Austin), Yale N. Patt	
(University of Texas at Austin), Prashant J. Nair (University of	
British Columbia), and Moinuddin K. Qureshi (Georgia Institute of	
Technology)	

Session 3C: Quantum II

Detecting Qubit-Coupling Faults in Ion-Trap Quantum Computers	387
DigiQ: A Scalable Digital Controller for Quantum Computers using SFQ Logic	400
HiPerRF: A Dual-Bit Dense Storage SFQ Register File	415

Session 4A: Accelerators IV

ReGNN: A Redundancy-Eliminated Graph Neural Networks Accelerator Cen Chen (Shenzhen Institute, Hunan University, China), Kenli Li (Hunan University, China), Yangfan Li (Hunan University, China), and Xiaofeng Zou (Hunan University, China)	429
LISA: Graph Neural Network Based Portable Mapping on Spatial Accelerators Zhaoying Li (National University of Singapore), Dan Wu (National University of Singapore), Dhananjaya Wijerathne (National University of Singapore), and Tulika Mitra (National University of Singapore)	444
GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design	460

National Laboratory), and Yingyan Lin (Rice University)

Atomic Dataflow Based Graph-Level Workload Orchestration for Scalable DNN Accelerators 475 Shixuan Zheng (Tsinghua University, China), Xianjue Zhang (Tsinghua University, China), Leibo Liu (Tsinghua University, China), Shaojun Wei (Tsinghua University, China), and Shouyi Yin (Tsinghua University, China)

Session 4B: Storage, Scheduling, Interfaces

Filesystem Encryption or Direct-Access for NVM Filesystems? Let's Have Both!	90
Efficient Bad Block Management with Cluster Similarity	03
Using Psychophysics to Guide Power Adaptation for Input Methods on Mobile Architectures 5 Xueliang Li (Shenzhen University, China), Shicong Hong (Shenzhen University, China), Junyang Chen (Shenzhen University, China), Guihai Yan (Chinese Academy of Sciences, China), and Kaishun Wu (Shenzhen University, China)	14
 HD-CPS: Hardware-Assisted Drift-Aware Concurrent Priority Scheduler for Shared Memory Multicores Mohsin Shan (University of Connecticut, Storrs, CT USA) and Omer Khan (University of Connecticut, Storrs, CT USA) 	28

Session 4C: Best Paper Candidates

Improving Locality of Irregular Updates with Hardware Assisted Propagation Blocking Vignesh Balaji (NVIDIA, USA) and Brandon Lucia (Carnegie Mellon University, USA)	543
Effective Mimicry of Belady's MIN Policy Ishan Shah (The University of Texas at Austin, USA), Akanksha Jain (Google, USA), and Calvin Lin (The University of Texas at Austin, USA)	558
S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration Zhi-Gang Liu (Arm ML Research), Paul N. Whatmough (Arm ML Research), Yuhao Zhu (University of Rochester), and Matthew Mattina (Arm ML Research)	573

 SupermarQ: A Scalable Quantum Benchmark Suite	87
Session 5A: Simulation	
LoopPoint: Checkpoint-Driven Sampled Simulation for Multi-Threaded Applications	04
Compiler-Driven Simulation of Reconfigurable Hardware Accelerators	19
NeuroSync: A Scalable and Accurate Brain Simulator Using Safe and Efficient Speculation	33
Session 5B: Cache Hierarchy	
Deduction Lead Later model Cashe Lead Dediction	10

Reducing Load Latency with Cache Level Prediction Majid Jalili (The University of Texas at Austin) and Mattan Erez (The University of Texas at Austin)	. 648
TCOR: A Tile Cache with Optimal Replacement Diya Joseph (Universitat Politècnica de Catalunya, Spain), Juan L. Aragón (Universidad de Murcia, Spain), Joan-Manuel Parcerisa (Universitat Politècnica de Catalunya, Spain), and Antonio González (Universitat Politècnica de Catalunya, Spain)	662
Only Buffer When You Need To: Reducing On-Chip GPU Traffic with Reconfigurable Local Atomic Buffers Preyesh Dalmia (University of Wisconsin-Madison), Rohan Mahapatra (University of California, San Diego), and Matthew D. Sinclair (University of Wisconsin Madison, AMD Research)	. 676

Session 5C: Quantum III

QuantumNAS: Noise-Adaptive Search for Robust Quantum Circuits	692
Not All SWAPs Have the Same Cost: A Case for Optimization-Aware Qubit Routing Ji Liu (North Carolina State University, USA), Peiyi Li (North Carolina State University, USA), and Huiyang Zhou (North Carolina State University, USA)	709
 Q-GPU: A Recipe of Optimizations for Quantum Circuit Simulation using GPUs	726

Session 6A: Synthesis

ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate	
Representation	741
Hanchen Ye (University of Illinois at Urbana-Champaign, USA), Cong Hao	
London, UK), Hyunmin Jeong (University of Illinois at	
Urbana-Champaign, USA), Jack Huang (University of Illinois at	
Urbana-Champaign, USA), Stephen Neuendorffer (Xilinx Inc., USA), and	
Deming Chen (University of Illinois at Urbana-Champaign, USA)	
HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols	756
Nicolai Oswald (The University of Edinburgh), Vijay Nagarajan (The	
University of Edinburgh), Daniel J. Sorin (Duke University), Vasilis	
Gavrielatos (The University of Edinburgh), Theo Olausson (The	
University of Edinburgh), and Reece Carr (The University of Edinburgh)	

Session 6B: Traditional Architecture

Reliability-Aware Runahead	772
Ajeya Naithani (Ghent University, Belgium) and Lieven Eeckhout (Ghent	
Úniversity, Belgium)	

Adaptable Register File Organization for Vector Processors
Cristóbal Ramírez Lazo (Polytechnic University of Catalonia; Barcelona
Supercomputing Center, Spain), Enrico Reggiani (Polytechnic University
of Catalonia; Barcelona Supercomputing Center, Spain), Carlos Rojas
Morales (Barcelona Supercomputing Center, Spain), Roger Figueras Bagué
(Barcelona Supercomputing Center, Spain), Luis A. Villa Vargas
(Instituto Politécnico Nacional, Mexico), Marco A. Ramírez Salinas
(Instituto Politécnico Nacional, Mexico), Mateo Valero Cortés
(Polytechnic University of Catalonia; Barcelona Supercomputing Center,
Spain), Osman Sabri Ünsal (Barcelona Supercomputing Center, Spain),
and Adrián Cristal (Polytechnic University of Catalonia; Barcelona
Supercomputing Center, Spain)
Tacker: Tensor-CUDA Core Kernel Fusion for Improving the GPU Utilization While Ensuring
QoS
Han Zhao (Shanghai Jiao Tong University), Weihao Cui (Shanghai Jiao
Tong University), Quan Chen (Shanghai Jiao Tong University; Shanghai
Qi Zhi Institute), Youtao Zhang (University of Pittsburgh), Yanchao Lu
(NVIDIA), Chao Li (Shanghai Jiao Tong University; Shanghai Qi Zhi
Institute), Jingwen Leng (Shanghai Jiao Tong University; Shanghai Qi
Zhi Institute), and Minyi Guo (Shanghai Jiao Tong University; Shanghai
Qi Zhi Institute)

Session 7A: Accelerators V

MAGMA: An Optimization Framework for Mapping Multiple DNNs on Multiple Accelerator Cores 814 Sheng-Chun Kao (Georgia Institute of Technology) and Tushar Krishna
(Georgia Institute of Technology) SPACX: Silicon Photonics-Based Scalable Chiplet Accelerator for DNN Inference
Yuan Li (George Washington University), Ahmed Louri (George Washington University), and Avinash Karanth (Ohio University)
FAST: DNN Training Under Variable Precision Block Floating Point with Stochastic Rounding 846 Sai Qian Zhang (Harvard University), Bradley McDanel (Franklin and Marshall College), and H.T. Kung (Harvard University)
 Griffin: Rethinking Sparse Optimization for Deep Learning Architectures
CANDLES: Channel-Aware Novel Dataflow-Microarchitecture Co-Design for Low Energy Sparse Neural Network Acceleration

Session 7B: Non-Volatile Memory

ASAP: A Speculative Approach to Persistence Sujay Yadalam (University of Wisconsin-Madison, USA), Nisarg Shah (University of Wisconsin-Madison, USA), Xiangyao Yu (University of Wisconsin-Madison, USA), and Michael Swift (University of Wisconsin-Madison, USA)	892
Temporal Exposure Reduction Protection for Persistent Memory Yuanchao Xu (North Carolina State University), Chencheng Ye (Huazhong University of Science and Technology), Xipeng Shen (North Carolina State University), and Yan Solihin (University of Central Florida)	.908
MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems Adnan Maruf (Florida International University), Ashikee Ghosh (Florida International University), Janki Bhimani (Florida International University), Daniel Campello (Google), Andy Rudoff (Intel Corporation), and Raju Rangaswami (Florida International University)	925
NVMExplorer: A Framework for Cross-Stack Comparisons of Embedded Non-Volatile Memories . Lillian Pentecost (Harvard University, USA), Alexander Hankin (Tufts University, USA), Marco Donato (Tufts University, USA), Mark Hempstead (Tufts University, USA), Gu-Yeon Wei (Harvard University, USA), and	, 938

David Brooks (Harvard University, USA)

Session 7C: Network On Chip

 Stay in your Lane: A NoC with Low-Overhead Multi-Packet Bypassing
FastTrackNoC: A NoC with FastTrack Router Datapaths 971 Ahsen Ejaz (Chalmers University of Technology, Sweden) and Ioannis 971 Sourdis (Chalmers University of Technology, Sweden) 971
Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based Systems
 Saving PAM4 Bus Energy with SMOREs: Sparse Multi-Level Opportunistic Restricted Encodings 1001 Mike O'Connor (NVIDIA, USA), Donghyuk Lee (NVIDIA, USA), Niladrish Chatterjee (NVIDIA, USA), Michael B. Sullivan (NVIDIA, USA), and Stephen W. Keckler (NVIDIA, USA)
Delegated Replies: Alleviating Network Clogging in Heterogeneous Architectures

Session 8A: Accelerators VI

 Accelerating Graph Convolutional Networks using Crossbar-Based Processing-In-Memory Architectures Yu Huang (Huazhong University of Science and Technology, China), Long Zheng (Huazhong University of Science and Technology, China), Pengcheng Yao (Huazhong University of Science and Technology, China), Qinggang Wang (Huazhong University of Science and Technology, China), Xiaofei Liao (Huazhong University of Science and Technology, China), Hai Jin (Huazhong University of Science and Technology, China), Hai Jin (Huazhong University of Science and Technology, China), Jingling Xue (UNSW Sydney, Australia)
Enabling High-Quality Uncertainty Quantification in a PIM Designed for Bayesian Neural
Xingchen Li (Peking University, China; Advanced Institute of Information Technology), Bingzhe Wu (Peking University, China; Advanced Institute of Information Technology), Guangyu Sun (Peking University, China), Zhe Zhang (Peking University, China), Zhihang Yuan (Peking University, China), Runsheng Wang (Peking University, China), Ru Huang (Peking University, China), Dimin Niu (Alibaba Group Inc., China), Hongzhong Zheng (Alibaba Group Inc., China), Zhichao Lu (Hefei Reliance Memory Ltd., China), Liang Zhao (Hefei Reliance Memory Ltd., China), Meng-Fan Chang (National Tsing Hua University), Tianchan Guan (Alibaba Group Inc., China), and Xin Si (National Tsing Hua University)
RM-SSD: In-Storage Computing for Large-Scale Recommendation Inference
TransPIM: A Memory-Based Acceleration via Software-Hardware Co-Design for Transformer 1071 Minxuan Zhou (University of California, San Diego, USA), Weihong Xu (University of California, San Diego, USA), Jaeyoung Kang (University of California, San Diego, USA), and Tajana Rosing (University of California, San Diego, USA)
 PIMCloud: QoS-Aware Resource Management of Latency-Critical Applications in Clouds with Processing-in-Memory

Session 8B: Memory

Exploiting Inter-Block Entropy to Enhance the Compressibility of Blocks with Diverse Data 1100 Jinkwon Kim (KAIST), Mincheol Kang (KAIST), Jeongkyu Hong (Yeungnam University), and Soontae Kim (KAIST)

 GBDI: Going Beyond Base-Delta-Immediate Compression with Global Bases
Virtual Coset Coding for Encrypted Non-Volatile Memories with Multi-Level Cells
DR-STRaNGe: End-to-End System Design for DRAM-Based True Random Number Generators 1141 F. Nisa Bostancı (TOBB University of Economics and Technology; ETH Zürich), Ataberk Olgun (TOBB University of Economics and Technology; ETH Zürich), Lois Orosa (ETH Zürich), A. Giray Yağlıkçı (ETH Zürich), Jeremie S. Kim (ETH Zürich), Hasan Hassan (ETH Zürich), Oğuz Ergin (TOBB University of Economics and Technology), and Onur Mutlu (ETH Zürich)
Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh 1156

Michael Jaemin Kim (Seoul National University, South Korea), Jaehyun Park (Seoul National University, South Korea), Yeonhong Park (Seoul National University, South Korea), Wanju Doh (Seoul National University, South Korea), Namhoon Kim (Seoul National University, South Korea), Tae Jun Ham (Seoul National University, South Korea), Jae W. Lee (Seoul National University, South Korea), and Jung Ho Ahn (Seoul National University, South Korea)

Session 8C: Industrial Session

 DarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors Jawad Haj Yahya (Huawei Technologies - Zurich Research Center; ETH Zurich), Jeremie S. Kim (ETH Zurich), A. Giray Yağlıkçı (ETH Zurich), Jisung Park (ETH Zurich), Efraim Rotem (Intel Corporation), Yanos Sazeides (University of Cyprus), and Onur Mutlu (ETH Zurich) 	
GPU Subwarp Interleaving Sana Damani (Georgia Institute of Technology, USA), Mark Stephenson (NVIDIA, USA), Ram Rangan (NVIDIA, India), Daniel Johnson (NVIDIA, USA), Rishkul Kulkarni (NVIDIA, USA), and Stephen W. Keckler (NVIDIA, USA)	1184
Application Defined On-Chip Networks for Heterogeneous Chiplets: An Implementation Perspective	1198
The Specialized High Deviermence Network on Anton 2	

AI-Enabling Workloads on Large-Scale GPU-Accelerated System: Characterization,
Opportunities, and Implications
Baolin Li (Northeastern University), Rohin Arora (Northeastern
University), Siddharth Samsi (MIT Lincoln Laboratory), Tirthak Patel
(Northeastern University), William Arcand (MIT Lincoln Laboratory),
David Bestor (MIT Lincoln Laboratory), Chansup Byun (MIT Lincoln
Laboratory), Rohan Basu Roy (Northeastern University), Bill Bergeron
(MIT Lincoln Laboratory), John Holodnak (MIT Lincoln Laboratory),
Michael Houle (MIT Lincoln Laboratory), Matthew Hubbell (MIT Lincoln
Laboratory), Michael Jones (MIT Lincoln Laboratory), Jeremy Kepner
(MIT Lincoln Laboratory), Anna Klein (MIT Lincoln Laboratory), Peter
Michaleas (MIT Lincoln Laboratory), Joseph McDonald (MIT Lincoln
Laboratory), Lauren Milechin (MIT Lincoln Laboratory), Julie Mullen
(MIT Lincoln Laboratory), Andrew Prout (MIT Lincoln Laboratory),
Benjamin Price (MIT Lincoln Laboratory), Albert Reuther (MIT Lincoln
Laboratory), Antonio Rosa (MIT Lincoln Laboratory), Matthew Weiss (MIT
Lincoln Laboratory), Charles Yee (MIT Lincoln Laboratory), Daniel
Edelman (MIT Lincoln Laboratory), Allan Vanterpool (US Air Force),
Anson Cheng (US Air Force), Vijay Gadepally (MIT Lincoln Laboratory),
and Devesh Tiwari (Northeastern University)

Author Index