2021 IEEE 34th International System-on-Chip Conference (SOCC 2021)

Las Vegas, Nevada, USA 14 – 17 September 2021



IEEE Catalog Number: CFP21ASI-POD ISBN: 978-1-6654-2932-0

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21ASI-POD

 ISBN (Print-On-Demand):
 978-1-6654-2932-0

 ISBN (Online):
 978-1-6654-2931-3

ISSN: 2164-1676

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Program for 2021 IEEE 34th International System-on-Chip Conference (SOCC)

Time	Virtual Room I	Virtual Room 2+3	
Tuesday, September 14			
05:55 am-		TU: Tutorials	
08:15 am		10. ratorialo	
Wednesday, September 15			
09:00 am- 09:15 am	Opening Ceremony		
09:15 am- 10:15 am	K1: Opening Keynote Address		
10:15 am- 10:30 am	Break		
10:30 am- 11:30 am	TS1: Deep Neural Network Acceleration via FPGAs		
11:30 am- 12:30 pm	TS2: Future technologies and circuits and energy harvesting		
12:30 pm- 01:30 pm	Lunch Break		
01:30 pm- 02:30 pm	TS3: Novel circuits and analysis for applications		
02:30 pm- 03:30 pm	DT: Design Track Session		
03:30 pm- 04:30 pm	PS1: Poster Session I: Circuits and Systems		
04:30 pm- 05:30 pm	SS2: Challenges and Opportunities in AI and Big Data Applications		

Thursday, September 16

09:00 am- 10:00 am	K2: Keynote II: "Re-Engineering Computing with Neuro- Inspired Learning: Devices, Circuits, and Systems"
10:00 am- 10:30 am	Break
10:30 am- 11:30 am	TS4: Novel Workload Acceleration Techniques
11:30 am- 12:30 pm	TS5: Novel techniques for Security and resilience
12:30 pm- 01:30 pm	Lunch Break
01:30 pm- 02:30 pm	TS6: Advanced Power, Noise and Reliability Analysis
02:30 pm- 03:30 pm	SS1: Special Session 1: Hardware Security
03:30 pm- 04:30 pm	PS2: Poster Session II: Applications and Accelerations
04:30 pm- 05:15 pm	SS3: Hardware Design for Deep Neural Networks
05:15 pm- 05:30 pm	Closing Remarks

Friday, September 17

06:50 am-	IF: Industry Forum on High Speed SoC Interconnects (virtual
09:50 am	only)

Tuesday, September 14

Tuesday, September 14 5:55 - 8:15

TU: Tutorials

Virtual Room 2+3

Wednesday, September 15

Wednesday, September 15 9:00 - 9:15

Opening Ceremony

Venki Muthukumar, General Chair, Gang Qu, Technical Program Chair Virtual Room I

Chairs: Venkatesan Muthukumar (University of Nevada Las Vegas, USA), Danella Zhao (Old Dominion University, USA), Gang Qu (University of Maryland, USA)

Wednesday, September 15 9:15 - 10:15

K1: Opening Keynote Address

Human-Centric Computing

Prof. Jan Rabaey, CTO, STCO Division, IMEC, Belgium, and Professor, EECS Dept., Univ. of California at Berkeley

Virtual Room I

Chair: Danella Zhao (Old Dominion University, USA)

Wednesday, September 15 10:15 - 10:30

Break

Virtual Room I

Wednesday, September 15 10:30 - 11:30

TS1: Deep Neural Network Acceleration via FPGAs

Virtual Room I

Chair: Andrew Marshall (University of Texas at Dallas, USA)

Implementation and Evaluation of a Neural Network-Based LiDAR Histogram Processing Method on FPGA...1

Gongbo Chen (Fraunhofer IMS, Germany); Giray Atabey Kirtiz (University of Duisburg-Essen, Germany); Christian Wiede (Fraunhofer IMS, Germany); Rainer Kokozinski (University of Duisburg-Essen, Germany)

Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA...7

<u>Mahesh M</u> (Indian Institute of Information Technology Kottayam, India); <u>Nalesh S</u> (Cochin University of Science & Technology, Kochi, Kerala, India); <u>Kala S</u> (Indian Institute of Information Technology Kottayam, India)

Tufan: Low-Power Throughput Architecture for Acceleration of EfficientNet on Cloud FPGAs...13

<u>Mohammadreza Baharani</u>, <u>Ushma Bharucha</u>, <u>Kaustubh Mhatre</u> and <u>Hamed Tabkhi</u>

(University of North Carolina at Charlotte, USA)

Wednesday, September 15 11:30 - 12:30

TS2: Future technologies and circuits and energy harvesting

Virtual Room I

Chair: Juergen Becker (Karlsruhe Institute of Technology, Germany)

Optimizing Quantum Circuits for Arbitrary State Synthesis and Initialization...19

Naveed Mahmud, Andrew GJ MacGillivray, Manu Chaudhary and Esam El-Araby

(University of Kansas, USA)

Optimization of 3D Stacked Nanosheets in 5nm Gate-All-Around Transistor Technology...25

<u>Anil Gundu Kumar</u> (The Hong Kong University of Science and Technology, Hong Kong); <u>Volkan Kursun</u> (UST HongKong, Hong Kong)

Dual-Band GSM Energy Harvester for Duty-Cycle Approach in 180nm CMOS Technology...29

<u>Hugo Daniel Hernandez</u>, <u>Diego Augusto Pontes</u> and <u>Bruno Soares</u> (Universidade Federal de Minas Gerais, Brazil); <u>Dionísio Carvalho</u> (University of São Paulo & USP, Brazil); <u>Wilhelmus Van Noije</u> (University of São Paulo, São Paulo, Brazil)

Stereolithography-Based Rectenna for Wireless Energy Harvesting...34

<u>Xuan Viet Linh Nguyen</u> (INSA Lyon, France); <u>Tony Gerges</u> (Ampere, France); <u>Jean-Marc Duchamp</u> (University Grenoble Alpes & G2Elab, France); <u>Philippe Benech</u> (Université de Grenoble-Alpes, G2ELab, France); <u>Jacques Verdier</u> (Institut National des Sciences Appliquées, France); <u>Philippe Lombard</u> (University of Lyon, France); <u>Michel Cabrera</u> (Université de Lyon, France); <u>Bruno Allard</u> (INSA Lyon, France)

Wednesday, September 15 12:30 - 1:30

Lunch Break

Virtual Room I

Wednesday, September 15 1:30 - 2:30

TS3: Novel circuits and analysis for applications

Virtual Room I

Chair: Venkatesan Muthukumar (University of Nevada Las Vegas, USA)

Software-Defined Temporal Decoupling in Virtual Platforms...40

<u>Lukas Juenger</u>, <u>Alexander Belke</u> and <u>Rainer Leupers</u> (RWTH Aachen University, Germany)

Embedded ICG-Based Stroke Volume Measurement System: Comparison of Discrete-Time and Continuous-Time Architectures...46

Antoine Gautier (University of Lille, Junia, France)

Analysis of the Sub-µA Fully Integrated NMOS LDO for Backscattering System...52

<u>Puyang Zheng</u> (Stony Brook University, USA); <u>Xiao Sha</u> (Stonybrook University, USA); <u>Milutin Stanacevic</u> (SUNY Stony Brook, USA)

A SiPM Based Sensor for Nuclear Detection Applications...57

<u>Shahram Hatefi Hesari</u> (The University of Tennessee, Knoxville, USA); <u>Nicole</u> <u>McFarlane</u> (University of Tennessee, USA)

Wednesday, September 15 2:30 - 3:30

DT: Design Track Session

Virtual Room I

Chair: Md Tanvir Arafin (Morgan State University, USA)

A Design Approach to Reduce Test Time on SOC Memories...63

<u>Dieu Van Dinh</u> (NXP Semiconductor, Inc., USA); <u>Prokash Ghosh</u> (NXP Semiconductor Inc & Indian Institute of Technology, Bombay, India); <u>Misal Varma</u> (NXP Semiconductor, Inc., India)

LC- Physical Unclonable Function in 3D Wireless IC for Securing the Internet of Things Devices...67

<u>Jaya Dofe</u> (California State University Fullerton, USA); <u>Wafi Danesh</u> (University of Missouri Kansas City, USA)

Reinforcement Learning-Based Power Management Architecture...71

<u>David Akselrod</u> (Advanced Micro Devices, Canada)

An Efficient Capsule Network Reconfigurable Hardware Accelerator for Deciphering Ancient Scripts with Scarce Annotations...75

Rodrigue Rizk (The Center for Advanced Computer Studies, University of Louisiana at Lafayette, USA); Dominick Rizk, Frederic Rizk and Ashok Kumar (The Center for Advanced Computer Studies University of Louisiana at Lafayette, USA); Magdy Bayoumi (University of Louisiana at Lafayette, USA)

A Cost-Efficient Reversible-Based Configurable Ring Oscillator Physical Unclonable Function...79

<u>Dominick Rizk</u> (The Center for Advanced Computer Studies University of Louisiana at Lafayette, USA); <u>Rodrigue Rizk</u> (The Center for Advanced Computer Studies, University of Louisiana at Lafayette, USA); <u>Frederic Rizk</u> and <u>Ashok Kumar</u> (The Center for Advanced Computer Studies University of Louisiana at Lafayette, USA); <u>Magdy Bayoumi</u> (University of Louisiana at Lafayette, USA)

Wednesday, September 15 3:30 - 4:30

PS1: Poster Session I: Circuits and Systems

Virtual Room I

Chair: Jinjun Xiong (IBM T. J. Watson Research Center, USA)

FLECSim-SoC: A Flexible End-To-End Co-Design Simulation Framework for System on Chips...83

<u>Tim Hotfilter</u>, <u>Julian Hoefer</u>, <u>Fabian Kreß</u>, <u>Fabian Kempf</u> and <u>Juergen Becker</u> (Karlsruhe Institute of Technology, Germany)

Generating Hardware and Software for RISC-V Cores Generated with Rocket Chip Generator...89

<u>Suleyman Savas</u> (Huawei Technologies, Switzerland); <u>Jorn Janneck</u> (Lund University, Sweden); <u>Endri Bezati</u> (EPFL SCI STI MM, Switzerland)

Implementation of an SoC Architecture with Built-In Safety Features...95

<u>Tibor Gergely Markovits</u>, <u>György Rácz</u> and <u>Péter Arató</u> (Budapest University of Technology and Economics, Hungary)

Power Swapper: Approximate Functional Block Assisted Cryptosystem Security...101

<u>Abhijitt Dhavlle</u> (George Mason University, USA); <u>Setareh Rafatirad</u> and <u>Houman Homayoun</u> (University of California Davis, USA); <u>Sai Manoj Pudukotai Dinakarrao</u> (George Mason University, USA)

TestQuBE: A Testbench Enhancement Methodology for Universal Serial Interfaces in Complex SoCs...106

Aditya Kulkarni and Ayush Singh (Samsung Semiconductor India Research, India); Sachin Waje (National Institute of Technology Karnataka, Surathkal, India); Sunil Kashide (Samsung Semiconductor India Research, India); Seonil Choi (Samsung Electronics Co. Ltd., Korea (South))

Performance Optimization of p-Channel SnO Cylindrical Thin Film Transistors (CTFT) Using 3D Modelling...112

<u>Viswanath G Akkili</u> and <u>Viranjay M. Srivastava</u> (University of KwaZulu-Natal, South Africa)

1.81 kHz Relaxation Oscillator with Forward Bias Comparator and Leakage Current Compensation Based Techniques...117

<u>Xiao Sha</u> (Stonybrook University, USA); <u>Puyang Zheng</u> (Stony Brook University, USA); <u>Milutin Stanacevic</u> (SUNY Stony Brook, USA)

Taskrunner: A Flexible Framework Optimized for Low Latency Quantum Computing Experiments...123

<u>Richard Gebauer</u>, <u>Nick Karcher</u>, <u>Jonas Hurst</u> and <u>Marc Weber</u> (Karlsruhe Institute of Technology, Germany); <u>Oliver Sander</u> (KIT, Germany)

Wednesday, September 15 4:30 - 5:30

SS2: Challenges and Opportunities in Al and Big Data Applications

From the Perspectives of Chip Design and Data Management Virtual Room I

Chair: Yu-Guang Chen (National Central University, Taiwan)

Total Variation Reduction for Lossless Compression of HPC Applications...129

<u>Huizhang Luo</u> (Hunan University, China); <u>Junqi Wang</u> (Rutgers University at Newark, USA); <u>Yida Li</u> and <u>Kenli Li</u> (Hunan University, China)

Can We Trust Machine Learning for Electronic Design Automation?...135

Kang Liu (Huazhong University of Science and Technology, China); Jun Zhang (NYU, USA); Benjamin Tan (New York University, USA); Dan Feng (Huazhong University of Science and Technology, China)

Efficient Localization of Origins of PVC Based on Random Signal Segmentation...141

<u>Dawei Li</u> and <u>C. Liu</u> (South-Central University for Nationalities, China); <u>Xiaowei Xu</u>

(Guangdong General Hospital, China)

Thursday, September 16

Thursday, September 16 9:00 - 10:00

K2: Keynote II: "Re-Engineering Computing with Neuro-Inspired Learning: Devices, Circuits, and Systems"

Kaushik Roy, Edward G. Tiedemann Jr. Distinguished Professor, and Director C-BRIC Purdue University, West Lafayette, IN

Virtual Room I

Chair: Jinjun Xiong (IBM T. J. Watson Research Center, USA)

Thursday, September 16 10:00 - 10:30

Break

Virtual Room I

Thursday, September 16 10:30 - 11:30

TS4: Novel Workload Acceleration Techniques

Virtual Room I

Chair: Hao Cai (Southeast University, China)

On Reduction of Computations for Threshold Function Identification...146

Wen-Chih Hsu, Chia-Chun Lin and Yi-Ting Li (National Tsing Hua University,

Taiwan); Yung-Chih Chen (National Taiwan University of Science and Technology,

Taiwan); Chun-Yao Wang (National Tsing Hua University, Taiwan)

Design and Optimization of a Pruning-Efficient DCNN Inference Accelerator...152

<u>Che-Hao Chang</u> and <u>Chih-Tsun Huang</u> (National Tsing Hua University, Taiwan)

Real-Time FPGA-Based Binocular Stereo Vision System with Semi-Global Matching Algorithm...158

Zhuoyu Chen, Pingcheng Dong, Zhuoao Li, Xiwei Fang, Huanshihong Deng, Ruoheng Yao, Yunhao Ma and Wenyue Zhang (Southern University of Science and

Technology, China); <u>Lei Chen</u> (Pengcheng Laboratory, China); <u>Fengwei An</u> (Southern University of Science and Technology, China)

Thursday, September 16 11:30 - 12:30

TS5: Novel techniques for Security and resilience

Virtual Room I

Chair: Basel Halak (Southampton University, United Kingdom (Great Britain))

Key-Based Obfuscation Using HT-Like Trigger Circuit for 128-Bit AES Hardware IP Core...164

<u>Surbhi Chhabra</u> and <u>Kusum Lata</u> (The LNM Institute of Information Technology,

Jaipur, India)

Identifying Specious LUTs for Satisfiability Don't Care Trojan Detection...170

<u>Lingjuan Wu</u> (Huazhong Agricultural University, China); <u>Xuefei Li, Jiacheng Zhu, Jian</u>

Zheng and Wei Hu (Northwestern Polytechnical University, China)

ReCPE: A PE for Reconfigurable Lightweight Cryptography...176

<u>Jeff Anderson</u> (The George Washington University, USA); <u>Yousra Alkabani</u>

(Halmstad University, Sweden); <u>Tarek El-Ghazawi</u> (The George Washington University, USA)

Thursday, September 16 12:30 - 1:30

Lunch Break

Virtual Room I

Thursday, September 16 1:30 - 2:30

TS6: Advanced Power, Noise and Reliability Analysis

Virtual Room I

Chair: Lei Yang (University of New Mexico, USA)

Dynamic Power Analysis of Standard-Cell FPGA Fabrics...182

Bo Bao and Jason Anderson (University of Toronto, Canada)

A Framework for Evaluation of Debug Path Performance in SoC...188

<u>Prokash Ghosh</u> (NXP Semiconductor Inc & Indian Institute of Technology, Bombay, India); <u>Khwahish Sinha</u> (NXP Semiconductor Inc, India)

On the Stability, Transient and Quiescent Current Control of One Low-Voltage Class-AB Op-Amp Architecture...194

Aniruddha Roy, Khyati Bansal and Nitin Agarwal (Texas Instruments, India)

Thursday, September 16 2:30 - 3:30

SS1: Special Session 1: Hardware Security

Virtual Room I

Chairs: Md Tanvir Arafin (Morgan State University, USA), Kevin Kornegay (Morgan State University, USA)

Analog-Inspired Hardware Security: A Low-Energy Solution for IoT Trusted Communications...200

Samuel D Ellicott (The Ohio State University, USA); Yu Qi (Case Western Reserve University, USA); Michael Kines (The Ohio State University, USA); Abdullah Kurtoglu (Case Western Reserve University, USA); Waleed Khalil (The Ohio State University, USA); Hossein Lavasani (Case Western Reserve University, USA)

LDO-Based Odometer to Combat IC Recycling...206

Rabin Y Acharya and Domenic Forte (University of Florida, USA); Michael Levin (Honeywell Aerospace, USA)

Distributed On-Chip Power Supply for Security Enhancement in Multicore NoC...212

<u>Xingye Liu</u> and <u>Paul Ampadu</u> (Virginia Tech, USA)

Thursday, September 16 3:30 - 4:30

PS2: Poster Session II: Applications and Accelerations

Virtual Room I

Chair: Fakhrul Zaman Rokhani (University Putra Malaysia, Malaysia)

A Two-Stage Path Planning Engine for Robot Navigation System...218

Yu-En Hsu (National Yang Ming Chiao Tung University, Taiwan)

An IMU-Aided Fitness System...224

<u>Yi-Ting Lin</u>, <u>Chun-Jui Chen</u> and <u>Pei-Yi Kuo</u> (National Tsing Hua University, Taiwan); <u>Si-Huei Lee</u> (Taipei Veterans General Hospital, Taiwan); <u>Chia-Chun Lin</u>, <u>Yun-Ju Lee</u> and <u>Yi-Ting Li</u> (National Tsing Hua University, Taiwan); <u>Yung-Chih Chen</u> (National Taiwan University of Science and Technology, Taiwan); <u>Chun-Yao Wang</u> (National Tsing Hua University, Taiwan)

Cluster Tool Performance Analysis Using Graph Database...230

Shiuan-Hau Huang and Hsin-Ping Yen (National Tsing Hua University, Taiwan); Yan-Hsiu Liu, Kuang-Hsien Tseng and Ji-Fu Kung (United Microelectronics Corporation, Taiwan); Chia-Chun Lin and Yi-Ting Li (National Tsing Hua University, Taiwan); Yung-Chih Chen (National Taiwan University of Science and Technology, Taiwan); Chun-Yao Wang (National Tsing Hua University, Taiwan)

NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators...236

Melvin E. Galicia (RWTH Aachen University, Germany); Ali BanaGozar (Eindhoven
University of Technology, The Netherlands); Karl J. X. Sturm and Felix Staudigl
(RWTH Aachen University, Germany); Sander Stuijk (Eindhoven University of
Technology, The Netherlands); Henk Corporaal (Technical University Eindhoven,
The Netherlands); Rainer Leupers (RWTH Aachen University, Germany)

FPNA: A Reconfigurable Accelerator for AI Inference at the Edge...242

Peter Gadfort and Oluseyi Ayorinde (DEVCOM Army Research Laboratory, USA)

Ant Colony Optimization Based NoCs for Flexible Spatial Isolation in Mixed Criticality Systems...248

Nidhi Anantharajaiah (Karlsruhe Institute of Technology, Germany); Felix Knopf (Karlsruhe Institute for Technology, Germany); Juergen Becker (Karlsruhe Institute of Technology, Germany)

Design Study on Impact of Memory Access Parallelism for Cloud FPGAs...254

<u>Arnab Ardhendu Purkayastha</u> and <u>Hamed Tabkhi</u> (University of North Carolina at Charlotte, USA)

Combined Side-Channel Attacks on a Lightweight Prince Cipher Implementation...260

<u>Soner Seckiner</u> and <u>Selcuk Köse</u> (University of Rochester, USA)

GPU-Based Acceleration of Fully Parallel Annealing Algorithm for Combinatorial Optimization...N/A

<u>Kazushi Kawamura</u>, <u>Kaisei Okawa</u>, <u>Gregory Gutmann</u>, <u>Thiem Chu</u>, <u>Jaehoon Yu</u> and <u>Masato Motomura</u> (Tokyo Institute of Technology, Japan)

Thursday, September 16 4:30 - 5:15

SS3: Hardware Design for Deep Neural Networks

Virtual Room I

Chair: Yu-Guang Chen (National Central University, Taiwan)

A Convolutional Neural Network on Chip Design Methodology for CNN Hardware Implementation...266

<u>Kun-Chih Chen</u>, <u>Yi-Sheng Liao</u> and <u>Cheng-Kang Tsai</u> (National Sun Yat-Sen University, Taiwan)

Evaluating the Impact of Fault-Tolerance Capability of Deep Neural Networks Caused by Faults...272

<u>Jin-Fu Li</u> and <u>Yung-Yu Tsai</u> (National Central University, Taiwan)

A Hierarchical and Reconfigurable Process Element Design for Quantized Neural Networks...278

<u>Yu-Guang Chen</u>, <u>Chi-Wei Hsu</u>, <u>Hung-Yi Chiang</u>, <u>Tsung-Han Hsieh</u> and <u>Jing-Yang</u>

<u>Jou</u> (National Central University, Taiwan)

Thursday, September 16 5:15 - 5:30

Closing Remarks

Virtual Room I

Friday, September 17

Friday, September 17 6:50 - 9:50

IF: Industry Forum on High Speed SoC Interconnects (virtual only)

Virtual Room I