

2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc 2021)

**Singapore
20 – 23 December 2021**



**IEEE Catalog Number: CFP21MCO-POD
ISBN: 978-1-7281-8752-5**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21MCO-POD
ISBN (Print-On-Demand):	978-1-7281-8752-5
ISBN (Online):	978-1-6654-3860-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc) MCSoc 2021

Table of Contents

Welcome from the MCSoc 2021 Chairs	xiii
Organizing Committee	xiv
Technical Program Committee	xvi
Keynote Speakers	xx

Multicore/Many-Core SoC Applications

FPGA-Based Implementation of the Stereo Matching Algorithm Using High-Level Synthesis	1
<i>Iman Firmansyah (University of Tsukuba, Japan) and Yoshiki Yamaguchi (University of Tsukuba, Japan)</i>	
Acceleration of Gravitation Field Analysis for Asteroids by GPU Computation	8
<i>Fumiya Kono (University of Aizu, Japan), Naohito Nakasato (University of Aizu, Japan), Naru Hirata (University of Aizu, Japan), and Koji Matsumoto (National Astronomical Observatory of Japan, Japan)</i>	
Accelerated On-Chip Algorithm Based on Semantic Region-Based Partial Difference Detection for LiDAR-Vision Depth Data Transmission Reduction in Lightweight Controller Systems of Autonomous Vehicle	16
<i>Daejin Park (Kyungpook National University, Republic of Korea) and Dongkyu Jung (Kyungpook National University, Republic of Korea)</i>	

Special Session: FPGA Technologies for Adaptive Computing -- I

Host Bypassing: Direct Data Piping from the Network to the Hardware Accelerator	23
<i>Ralf Kundel (Technical University of Darmstadt, Germany), Kadir Eryigit (Zoi TechCon GmbH, Germany), Jonas Markussen (Dolphin Interconnect Solutions AS, Norway), Carsten Griwodz (University of Oslo, Norway), Osama Abboud (Huawei Technologies, Germany), Rhaban Hark (Technical University of Darmstadt, Germany), and Ralf Steinmetz (Technical University of Darmstadt, Germany)</i>	
A Function-Rich FPGA System of Camera Image Processing for Video Meeting	31
<i>Takashi Odan (Tokyo Institute of Technology, Japan), Takuto Kanamori (Tokyo Institute of Technology, Japan), and Kenji Kise (Tokyo Institute of Technology, Japan)</i>	

RVCoreP-321C: An Optimized RISC-V Soft Processor Supporting the Compressed Instructions ... 38
Takuto Kanamori (Tokyo Institute of Technology, Japan) and Kenji Kise (Tokyo Institute of Technology, Japan)

Multicore/Many-Core SoC Programming and Real-Time Systems

Execution Right Delegation Scheduling Algorithm for Multiprocessor	46
<i>Takaharu Suzuki (Japan Advanced Institute of Science and Technology, Japan) and Kiyofumi Tanaka (Japan Advanced Institute of Science and Technology, Japan)</i>	
Scheduling DAGs of Multi-Version Multi-Phase Tasks on Heterogeneous Real-Time Systems	54
<i>Julius Roeder (University of Amsterdam, The Netherlands), Benjamin Rouxel (University of Amsterdam, The Netherlands), and Clemens Grellck (University of Amsterdam, The Netherlands)</i>	
SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis	62
<i>Aurelien Bloch (EPFL STI-SCI-MM, Switzerland), Simone Casale Brunet (EPFL STI-SCI-MM, Switzerland), and Marco Mattavelli (EPFL STI-SCI-MM, Switzerland)</i>	
Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms	69
<i>Aurelien Bloch (EPFL STI-SCI-MM, Switzerland), Simone Casale Brunet (EPFL STI-SCI-MM, Switzerland), and Marco Mattavelli (EPFL STI-SCI-MM, Switzerland)</i>	

Special Session: FPGA Technologies for Adaptive Computing -- II

Parallel Implementation of CNN on Multi-FPGA Cluster	77
<i>Yasuyu Fukushima (Keio University, Japan), Kensuke Iizuka (Keio University, Japan), and Hideharu Amano (Keio University, Japan)</i>	
A Low Cost and Portable Mini Motor Car System with a BNN Accelerator on FPGA	84
<i>Fumio Hamanaka (Tokyo Institute of Technology, Japan), Takuto Kanamori (Tokyo Institute of Technology, Japan), and Kenji Kise (Tokyo Institute of Technology, Japan)</i>	
A Memory-Access-Minimized BCNN Accelerator Using Nonvolatile FPGA with Only-Once-Write Shifting	92
<i>Daisuke Suzuki (University of Aizu, Japan), Takahiro Oka (Tohoku University, Japan), and Takahiro Hanyu (Tohoku University, Japan)</i>	

Algorithms, Architecture, and Hardware Acceleration for AI on the Edge -- I

Multi-Objective Reinforcement Learning for Energy Harvesting Wireless Sensor Nodes	98
<i>Shaswot Shresthamali (Keio University, Japan), Masaaki Kondo (Keio University, Japan), and Hiroshi Nakamura (University of Tokyo, Japan)</i>	

MSCU: Accelerating CNN Inference with Multiple Sizes of Compute Unit on FPGAs	106
<i>Zhenshan Bao (Beijing University of Technology, China), Junnan Guo (Beijing University of Technology, China), Xiaqing Li (Beijing University of Technology, China), and Wenbo Zhang (Beijing University of Technology, China)</i>	
Variable Bit-Precision Vector Extension for RISC-V Based Processors	114
<i>Risikesh RK (International Institute of Information Technology Bangalore, India), Sharad Sinha (Indian Institute of Technology Goa, India), and Nanditha Rao (International Institute of Information Technology Bangalore, India)</i>	
Parasitic-Aware Modelling for Neural Networks Implemented with Memristor Crossbar Array	122
<i>Tiancheng Cao (Nanyang Technological University, Singapore), Chen Liu (Agency for Science, Technology and Research, Singapore), Yuan Gao (Agency for Science, Technology and Research, Singapore), and Wang Ling Goh (Nanyang Technological University, Singapore)</i>	

Special Session: Emerging Machine Learning and Deep Learning Models: Theory and Applications -- I

Distributed Neural Network with TensorFlow on Human Activity Recognition over Multicore TPU	127
<i>Haklin Kimm (East Stroudsburg University, USA) and Incheon Paik (University of Aizu, Japan)</i>	
EEG-Based Positive-Negative Emotion Classification Using Machine Learning Techniques	135
<i>Yuta Kasuga (University of Aizu, Japan), Jungpil Shin (University of Aizu, Japan), Md. Al Mehedi Hasan (University of Aizu, Japan), Yuichi Okuyama (University of Aizu, Japan), and Yoichi Tomioka (University of Aizu, Japan)</i>	
CNN-Based End-to-End Autonomous Driving on FPGA Using TVM and VTA	140
<i>Toshihiro Uetsuki (University of Aizu, Japan), Okuyama Yuichi (University of Aizu, Japan), and Shin Jungpil (University of Aizu, Japan)</i>	
Surface Type Classification for Autonomous Robots Using Temporal, Statistical and Spectral Feature Extraction and Selection	145
<i>Md Al Mehedi Hasan (University of Aizu, Japan), Fuad Al Abir (Rajshahi University of Engineering & Technology, Bangladesh), and Jungpil Shin (University of Aizu, Japan)</i>	

Algorithms, Architecture, and Hardware Acceleration for AI on the Edge -- II

A Multi-Scale Binarized Neural Network Application Based on All Programmable System on Chip	151
<i>Maoyang Xiang (Singapore University of Technology and Design, Singapore) and T.Hui Teo (Singapore University of Technology and Design, Singapore)</i>	

Data Fusion Driven Lane-Level Precision Data Transmission for V2X Road Applications	157
<i>Albert Budi Christian (National Yang Ming Chiao Tung University, Taiwan), Chih-Yu Lin (National Taiwan Ocean University, Taiwan), Lan-Da Van (National Yang Ming Chiao Tung University, Taiwan), and Yu-Chee Tseng (National Yang Ming Chiao Tung University, Taiwan)</i>	
A Heterogeneous Full-Stack AI Platform for Performance Monitoring and Hardware-Specific Optimizations	164
<i>Zikang Zhou (Fudan University, China), Chao Fu (Fudan University, China), Ruiqi Xie (Fudan University, China), and Jun Han (Fudan University, China)</i>	
A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU	171
<i>Lan-Da Van (National Yang Ming Chiao Tung University, Taiwan), Tzzy-Ping Jung (University of California, San Diego, USA), Tao-Jung Wang (National Yang Ming Chiao Tung University, Taiwan), and Sing-Jia Tzeng (National Yang Ming Chiao Tung University, Taiwan)</i>	

Special Session: Emerging Machine Learning and Deep Learning Models: Theory and Applications -- II

A Distance Estimation Method to Railway Crossing Using Warning Signs	178
<i>Kaisei Shimura (University of Aizu, Japan), Yoichi Tomioka (University of Aizu, Japan), and Zhao Qiangfu (University of Aizu, Japan)</i>	
Dynamic Service Recommendation Using Lightweight BERT-Based Service Embedding in Edge Computing	182
<i>Kungan Zeng (University of Aizu, Japan) and Incheon Paik (University of Aizu, Japan)</i>	
Light-Weight Enhanced Semantics-Guided Neural Networks for Skeleton-Based Human Action Recognition	190
<i>Hongbo Chen (University of Aizu, Japan) and Lei Jing (University of Aizu, Japan)</i>	
Ising-Based Combinatorial Clustering Using the Kernel Method	197
<i>Masahito Kumagai (Tohoku University, Japan), Kazuhiko Komatsu (Tohoku University, Japan), Masayuki Sato (Tohoku University, Japan), and Hiroaki Kobayashi (Tohoku University, Japan)</i>	

Special Session: Secure, Reliable, and Energy-Efficient Execution on MPSoCs

FPGA Based Adaptive Hardware Acceleration for Multiple Deep Learning Tasks	204
<i>Yufan Lu (University of Essex, UK), Xiaojun Zhai (University of Essex, UK), Sangeet Saha (University of Essex, UK), Shoaib Ehsan (University of Essex, UK), and Klaus D. McDonald-Maier (University of Essex, UK)</i>	
Detection of Cache Side Channel Attacks Using Thread Level Monitoring of Hardware Performance Counters	210
<i>Pavitra Prakash Bhade (Indian Institute of Technology Goa, India) and Sharad Sinha (Indian Institute of Technology Goa, India)</i>	

2QoS: A Q-Learner QoS Manager for Application-Guided Power-Aware Systems	218
<i>Michael J. Giardino (ETH Zürich, Switzerland), Daniel Schwyn (ETH Zürich, Switzerland), Bonnie Ferri (Georgia Institute of Technology, USA), and Aldo Ferri (Georgia Institute of Technology, USA)</i>	
Trends and Challenges in Ensuring Security for Low Power and High-Performance Embedded SoCs	226
<i>Parisa Rahimi (University of Essex, UK), Amit Kumar Singh (University of Essex, UK), Xiaohang Wang (South China University of Technology, China), and Alok Prakash</i>	

Special Session: Auto-Tuning for Multicore and GPU

Task Scheduling Strategies for Batched Basic Linear Algebra Subprograms on Many-Core CPUs	234
<i>Daichi Mukunoki (RIKEN Center for Computational Science, Japan), Yusuke Hirota (University of Fukui, Japan), and Toshiyuki Imamura (RIKEN Center for Computational Science, Japan)</i>	
Portability of Vectorization-Aware Performance Tuning Expertise across System Generations .	242
<i>Shunpei Sugawara (Tohoku University, Japan), Yoichi Shimomura (Tohoku University, Japan), Ryusuke Egawa (Tohoku University, Japan), and Hiroyuki Takizawa (Tohoku University, Japan)</i>	
Enhancing Autotuning Capability with a History Database	249
<i>Younghyun Cho (University of California, Berkeley, USA), James W. Demmel (University of California, Berkeley, USA), Xiaoye S. Li (Lawrence Berkeley National Laboratory, USA), Yang Liu (Lawrence Berkeley National Laboratory, USA), and Hengrui Luo (Lawrence Berkeley National Laboratory, USA)</i>	
Sparse Matrix Ordering Method with a Quantum Annealing Approach and Its Parameter Tuning ..	258
<i>Tomoko Komiya (University of Yamanashi, Japan) and Tomohiro Suzuki (University of Yamanashi, Japan)</i>	

Special Session: Low-Power and Solutions for Future SoC Design

A Highly Efficient Layout-Aware FPGA Overlay Accelerator Mapping Method	265
<i>Tanvir Ahmed (EdgeCortex, Inc., Japan), Johannes Maximilian Kuhn (Preferred Networks, Inc., Japan), and Ken Namura (Preferred Networks, Inc., Japan)</i>	
Energy Saving in a Multi-Context Coarse Grained Reconfigurable Array with Non-Volatile Flip-Flops	273
<i>Aika Kamei (Keio University, Japan), Takuya Kojima (Keio University, Japan), Hideharu Amano (Keio University, Japan), Daiki Yokoyama (Shibaura Institute of Technology, Japan), Hisato Miyauchi (Shibaura Institute of Technology, Japan), Kimiyoshi Usami (Shibaura Institute of Technology, Japan), Keizo Hiraga (Sony Semiconductor Solutions Corp., Japan), Kenta Suzuki (Sony Semiconductor Solutions Corp., Japan), and Kazuhiro Bessho (Sony Semiconductor Solutions Corp., Japan)</i>	

Multiport Register File Design for High-Performance Embedded Cores	281
<i>Junichiro Kadomoto (University of Tokyo, Japan), Hidetsugu Irie (University of Tokyo, Japan), and Shuichi Sakai (University of Tokyo, Japan)</i>	

Special Session: Intelligent Systems and Learning Technologies: Models, Methods, and Applications -- I

Text Compression Based on an Alternative Approach of Run-Length Coding Using Burrows-Wheeler Transform and Arithmetic Coding	287
<i>Md. Atiqur Rahman (University of Aizu, Japan), Mohamed Hamada (University of Aizu, Japan), and Md Asfaqur Rahman (Islamic University, Bangladesh)</i>	
UI Method to Support Knowledge Creation in Hybrid Museum Experience	292
<i>Toru Tamahashi (University of Aizu, Japan), Rentaro Yoshioka (University of Aizu, Japan), and Takayuki Hoshino (University of Aizu, Japan & Nihon Unisys, Ltd., Japan)</i>	
Design of a Knowledge Experience Based Environment for Museum Data Exploration and Knowledge Creation	296
<i>Takayuki Hoshino (Nihon Unisys, Ltd., Japan), Rentaro Yoshioka (University of Aizu, Japan), and Yukihide Kohira (University of Aizu, Japan)</i>	

Embedded Neuromorphic Computing Systems

Mini-Batch Training Along Convolution Windows for Representation Learning Based on Spike-Time-Dependent-Plasticity Rule	304
<i>Yohei Shimmyo (University of Aizu, Japan) and Yuichi Okuyama (University of Aizu, Japan)</i>	
Performance Comparison of TPU, GPU, CPU on Google Colaboratory over Distributed Deep Learning	312
<i>Haklin Kimm (East Stroudsburg University, USA), Incheon Paik (University of Aizu, Japan), and Hanke Kimm (Stony Brook University, USA)</i>	
A Network Simulator for the Estimation of Bandwidth Load and Latency Created by Heterogeneous Spiking Neural Networks on Neuromorphic Computing Communication Networks	320
<i>R. Kleijnen (Forschungszentrum Jülich GmbH, Germany), M. Robens (Forschungszentrum Jülich GmbH, Germany), M. Schiek (Forschungszentrum Jülich GmbH, Germany), and S. van Waasen (Forschungszentrum Jülich GmbH, Germany)</i>	
Configuring an Embedded Neuromorphic Coprocessor Using a RISC-V Chip for Enabling Edge Computing Applications	328
<i>Evelina Forno (Politecnico di Torino, Italy), Andrea Spitale (Politecnico di Torino, Italy), Enrico Macii (Politecnico di Torino, Italy), and Gianvito Urgese (Politecnico di Torino, Italy)</i>	

Special Session: Intelligent Systems and Learning Technologies: Models, Methods, and Applications -- II

Evaluation of Recursive Feature Elimination and LASSO Regularization-Based Optimized Feature Selection Approaches for Cervical Cancer Prediction	333
<i>Mohamed Hamada (University of Aizu, Japan), Jesse Jeremiah Tanimu (Bayero University Kano, Nigeria), Mohammed Hassan (Bayero University Kano, Nigeria), Habeebah Adamu Kakudi (Bayero University Kano, Nigeria), and Patience Robert (Federal Polytechnic Bali, Nigeria)</i>	
The Role of Linear Discriminant Analysis for Accurate Prediction of Breast Cancer	340
<i>Egwom Onyinyechi Jessica (Bayero University Kano, Nigeria), Mohamed Hamada (University of Aizu, Japan), Saratu Ilu Yusuf (Bayero University Kano, Nigeria), and Mohammed Hassan (Bayero University Kano, Nigeria)</i>	
An Intelligent Plant Disease Detection System for Smart Hydroponic Using Convolutional Neural Network	345
<i>Aminu Musa (Federal University Dutse, Nigeria), Mohamed Hamada (University of Aizu, Japan), Farouq Muhammad Aliyu (Yobe State University, Nigeria), and Mohammed Hassan (Bayero University Kano, Nigeria)</i>	
A Framework and Its User Interface to Learn Machine Learning Models	352
<i>Atsushi Takamiya (University of Aizu, Japan), Md. Mostafizer Rahman (University of Aizu, Japan), and Yutaka Watanobe (University of Aizu, Japan)</i>	

Multicore/Many-Core SoC Architectures and Interconnects

Boosting CPU Performance Using Pipelined Branch and Jump Folding Hardware with Turbo Module	359
<i>Mong Tee Sim (University of Colorado-Colorado Springs, USA)</i>	
Efficient Resource Shared RISC-V Multicore Processor	366
<i>Md Ashraful Islam (Tokyo Institute of Technology, Japan) and Kenji Kise (Tokyo Institute of Technology, Japan)</i>	
Task-Level Redundancy vs Instruction-Level Redundancy against Single Event Upsets in Real-Time DAG Scheduling	373
<i>Lukas Miedema (University of Amsterdam, The Netherlands), Benjamin Rouxel (University of Amsterdam, The Netherlands), and Clemens Grellck (University of Amsterdam, The Netherlands)</i>	
RELAX: A REconfigurabLe ApproXimate Network-on-Chip	381
<i>Richard Fenster (Concordia University, Canada) and Sébastien Le Beux (Concordia University, Canada)</i>	

Operating System Platform and Real-Time Embedded Applications

Analyzable Publish-Subscribe Communication through a Wait-Free FIFO Channel for MPSoC Real-Time Applications	388
<i>Saeid Dehnavi (Eindhoven University of Technology, The Netherlands), Dip Goswami (Eindhoven University of Technology, The Netherlands), and Kees Goossens (Eindhoven University of Technology, The Netherlands)</i>	

LUSH: Lightweight Framework for User-Level Scheduling in Heterogeneous Multicores	396
<i>Vasco Miguel Liang Xu (University of Pittsburgh, USA), Liam White McShane (University of Pittsburgh, USA), and Daniel Mossé (University of Pittsburgh, USA)</i>	
An Architecture to Enable Machine-Learning-Based Task Migration for Multi-Core Real-Time Systems	405
<i>Octavio Delgadillo (Fortiss GmbH, Germany), Bernhard Blieninger (Fortiss GmbH, Germany), Juri Kuhn (Fortiss GmbH, Germany), and Uwe Baumgarten (Technical University of Munich, Germany)</i>	
Author Index	413