

2021 IEEE 30th Asian Test Symposium (ATS 2021)

**Virtual Conference
22 – 24 November 2021**



IEEE Catalog Number: CFP21067-POD
ISBN: 978-1-6654-4052-3

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21067-POD
ISBN (Print-On-Demand):	978-1-6654-4052-3
ISBN (Online):	978-1-6654-4051-6
ISSN:	1081-7735

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2021 IEEE 30th Asian Test Symposium (ATS) **ATS 2021**

Table of Contents

Foreword	ix
Organizing Committee	x
Program Committee	xii
Steering Committee	xiv
Tutorials	xv
Keynotes	xvi
Sponsors	xix
Call for Papers	xx

2021 IEEE 30th Asian Test Symposium

<p>ChaoPIM: A PIM-based Protection Framework for DNN Accelerators Using Chaotic Encryption . 1 <i>Ning Lin (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Xiaoming Chen (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Chunwei Xia (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Jing Ye (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences), and Xiaowei Li (Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences)</i></p> <p>Twine Stack: A Hybrid Mechanism Achieving Less Cost for Return Address Protection 7 <i>Qizhen Xu (Institute of Information Engineering, Chinese Academy of Sciences; University of Chinese Academy of Sciences), Liwei Chen (Institute of Information Engineering, Chinese Academy of Sciences; University of Chinese Academy of Sciences), and Gang Shi (Institute of Information Engineering, Chinese Academy of Sciences; University of Chinese Academy of Sciences)</i></p> <p>Lightweight Hardware-Based Memory Protection Mechanism on IoT Processors 13 <i>Hung-Yao Chi (National Cheng Kung University, Taiwan), Kuen-Jong Lee (National Cheng Kung University, Taiwan), and Tzu-Chun Jao (National Cheng Kung University, Taiwan)</i></p> <p>Application of Residue Sampling to RF/AMS Device Testing 19 <i>Shogo Katayama (Gunma University, Japan), Yudai Abe (Gunma University, Japan), Anna Kuwana (Gunma University, Japan), Koji Asami (Advantest Laboratories Ltd., Japan), Masahiro Ishida (Advantest Corporation, Japan), Ryuya Ohta (Gunma University, Japan), and Haruo Kobayashi (Gunma University, Japan)</i></p> <p>Robust Fault-Tolerant Design Based on Checksum and On-Line Testing for Memristor Neural Network 25 <i>Michihiro Shintani (Nara Institute of Science and Technology, Japan), Mamoru Ishizaka (Nara Institute of Science and Technology, Japan), and Michiko Inoue (Nara Institute of Science and Technology, Japan)</i></p>	<p></p> <p></p> <p></p> <p></p> <p></p> <p></p> <p></p>
---	---

Temperature-Aware Evaluation and Mitigation of Logic Soft Errors Under Circuit Variations ...	31
<i>Warin Sootkaneung (Rajamangala University of Technology Phra Nakhon, Thailand), Sasithorn Chookaew (King Mongkut's University of Technology North Bangkok, Thailand), and Suppachai Howimanporn (King Mongkut's University of Technology North Bangkok, Thailand)</i>	
Note on CapsNet-Based Wafer Map Defect Pattern Classification	37
<i>Itsuki Fujita (Tokyo Metropolitan University, Japan), Yoshikazu Nagamura (Tokyo Metropolitan University, Japan), Masayuki Arai (Nihon University, Japan), and Satoshi Fukumoto (Tokyo Metropolitan University, Japan)</i>	
SeGa: A Trojan Detection Method Combined With Gate Semantics	43
<i>Yunying Ye (University of Chinese Academy of Sciences), Shan Li (University of Chinese Academy of Sciences), Haihua Shen (University of Chinese Academy of Sciences), Huawei Li (State Key Laboratory of Computer Architecture Institute of Computing Technology, Chinese Academy of Sciences), and Xiaowei Li (State Key Laboratory of Computer Architecture Institute of Computing Technology, Chinese Academy of Sciences)</i>	
CausalTester: Measuring the Consistency of Replicated Services via Causality Semantics	49
<i>Yu Tang (Beihang University, China; Beijing Advanced Innovation Center for Big Data and Brain Computing, China), Le Zhao (Chengdu Aircraft Design & Research Institute, China), Wei Yuan (Beihang University, China; Beijing Advanced Innovation Center for Big Data and Brain Computing, China), and Xu Wang (Beihang University, China; Beijing Advanced Innovation Center for Big Data and Brain Computing, China)</i>	
Detection of Stuck-at and Bridging Fault in Reversible Circuits using an Augmented Circuit.....	55
<i>Mousum Handique (Assam University, India), Jantindra Kumar Deka (Indian Institute of Technology Guwahati, India), and Santosh Biswas (Indian Institute of Technology Bhilai, India)</i>	
Fault Analysis of the Beam Acceleration Control System at the European XFEL using Data Mining	61
<i>Arne Grünhagen (Hamburg University of Applied Sciences, Germany; German Electron Synchrotron, Germany; Hamburg University of Technology, Germany), Julien Branlard (German Electron Synchrotron, Germany), Annika Eichler (German Electron Synchrotron, Germany), Gianluca Martino (Hamburg University of Technology, Germany; German Electron Synchrotron, Germany), Görschwin Fey (Hamburg University of Technology, Germany), and Marina Tropmann-Frick (Hamburg University of Applied Sciences, Germany)</i>	
A Novel Compaction Approach for SBST Test Programs	67
<i>Juan David Guerrero Balaguera (Department of Control and Computer Engineering, Politecnico di Torino, Italy), Josie Esteban Rodriguez Condia (Department of Control and Computer Engineering, Politecnico di Torino, Italy), and Matteo Sonza Reorda (Department of Control and Computer Engineering, Politecnico di Torino, Italy)</i>	
Effective SAT-based Solutions for Generating Functional Sequences Maximizing the Sustained Switching Activity in a Pipelined Processor	73
<i>Nikolaos Deligiannis (Politecnico di Torino, DAUIN, Italy), Riccardo Cantoro (Politecnico di Torino, DAUIN, Italy), Tobias Faller (University of Freiburg, Germany), Tobias Paxian (University of Freiburg, Germany), Bernd Becker (University of Freiburg, Germany), and Matteo Sonza Reorda (Politecnico di Torino, DAUIN, Italy)</i>	

Side-Channel Attacks on Triple Modular Redundancy Schemes	79
<i>Felipe Almeida (Tallinn University of Technology, Estonia), Levent Aksoy (Tallinn University of Technology, Estonia), Jaan Raik (Tallinn University of Technology, Estonia), and Samuel Pagliarini (Tallinn University of Technology, Estonia)</i>	
Polynomial Formal Verification of Prefix Adders	85
<i>Alireza Mahzoon (University of Bremen, Germany) and Rolf Drechsler (University of Bremen, Germany)</i>	
Further Analysis of Laser-induced IR-drop	91
<i>William Souza da Cruz (Mines de Saint-Étienne, CEA-LETI, France), Raphael Viera (Mines de Saint-Étienne, CEA-LETI, France), Jean-Max Dutertre (Mines de Saint-Étienne, CEA-LETI, France), Jean-Baptiste Rigaud (Mines de Saint-Étienne, CEA-LETI, France), and Guillaume Hubert (ONERA, France)</i>	
Investigation of 0.18 μ m CMOS Sensitivity to BTI and HCI Mechanisms under Extreme Thermal Stress Conditions	97
<i>Yen Tran (Bordeaux university, France), Toshihiro Nomura (Etudes et Production Schlumberger, France), Mohamed Salim Cherchali (Etudes et Production Schlumberger, France), Claire Tassin (Etudes et Production Schlumberger, France), Yann Deval (Bordeaux University, France), and Cristell Maneux (Bordeaux university, France)</i>	
On Modeling CMOS Library Cells for Cell Internal Fault Test Pattern Generation	103
<i>Xijiang Lin (Siemens Digital Industries Software, USA), Wu-Tung Cheng (Siemens Digital Industries Software, USA), Takeo Kobayashi (Siemens Digital Industries Software, USA), and Andreas Glowatz (Siemens Digital Industries Software, USA)</i>	
Positive and Negative Extra Clocking of LFSR Seeds for Reduced Numbers of Stored Tests	109
<i>Irith Pomeranz (Purdue University, U.S.A.)</i>	
Towards a Secure Integrated Heterogeneous Platform via Cooperative CPU/GPU Encryption .	115
<i>Zhendong Wang (University of Texas at Dallas), Rujia Wang (Illinois Institute of Technology), Zihang Jiang (Tsinghua University), Xulong Tang (University of Pittsburgh), Shouyi Yin (Tsinghua University), and Yang Hu (University of Texas at Dallas)</i>	
A Design of Approximate Voting Schemes for Fail-Operational Systems	121
<i>Hideyuki Ichihara (Hiroshima City University, Japan), Kazunori Yukihiro (Hiroshima City University, Japan), and Tomoo Inoue (Hiroshima City University, Japan)</i>	
GPU-Accelerated Timing Simulation of Systolic-Array-Based AI Accelerators	127
<i>Stefan Holst (Kyushu Institute of Technology, Japan), Lim Bumun (Kyushu Institute of Technology, Japan), and Xiaoqing Wen (Kyushu Institute of Technology, Japan)</i>	
Analyzing Transient Faults and Functional Error Rates of a RISC-V Core: A Case Study	133
<i>Dun-An Yang (National Tsing Hua University, Taiwan), Jing-Jia Liou (National Tsing Hua University, Taiwan), and Harry Chen (MediaTek Inc., Computing and AI Technology Group, Taiwan)</i>	

High Precision Measurement of Sub-Nano Ampere Current in ATE Environment	139
<i>Keno Sato (ROHM Semiconductor, Japan), Takayuki Nakatani (Gunma University, Japan), Takashi Ishida (ROHM Semiconductor, Japan), Toshiyuki Okamoto (ROHM Semiconductor, Japan), Tamotsu Ichikawa (ROHM Semiconductor, Japan), Shogo Katayama (Gunma University, Japan), Gaku Ogihara (Gunma University, Japan), Daisuke Imori (Gunma University, Japan), Yujie Zhao (Gunma University, Japan), Jianglin Wei (Gunma University, Japan), Anna Kuwana (Gunma University, Japan), Kazumi Hatayama (Gunma University, Japan), and Haruo Kobayashi (Gunma University, Japan)</i>	
A Power Reduction Method for Scan Testing in Ultra-Low Power Designs	141
<i>Hiroyuki Iwata (Renesas Electronics Corporation, Japan), Yoichi Maeda (Renesas Electronics Corporation, Japan), and Jun Matsushima (Renesas Electronics Corporation, Japan)</i>	
Author Index	143