

2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP 2021)

**Virtual Workshop
4 November 2021**



**IEEE Catalog Number: CFP21SLP-POD
ISBN: 978-1-6654-0084-8**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21SLP-POD
ISBN (Print-On-Demand):	978-1-6654-0084-8
ISBN (Online):	978-1-6654-0083-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP) SLIP 2021

Table of Contents

Conference Information	vii
Committees	viii
Keynote Talk: Recent Advances and Future Challenges in 2.5D/3D Heterogeneous Integration	x
<i>Tanay Karnik (Intel, USA)</i>	

Session 1 — System Technology Co-Optimization for Advanced Physical Design

A Novel System-Level Physics-based Electromigration Modelling Framework: Application to the Power Delivery Network	1
<i>Houman Zahedmanesh (imec, Belgium), Ivan Ciofi (imec, Belgium), Odysseas Zografos (imec, Belgium), Mustafa Badaroglu (Qualcomm, Belgium), and Kristof Croes (imec, Belgium)</i>	
Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning	8
<i>Chung-Kuan Cheng (University of California, San Diego, USA), Chia-Tung Ho (University of California, San Diego, USA), Chester Holtz (University of California, San Diego, USA), and Bill Lin (University of California, San Diego, USA)</i>	
Invited Talk: Enabling Chiplet Integration beyond 7nm	16
<i>Suresh Ramalingam (Xilinx, Inc.)</i>	

Session 2 — 3D EDA and Security

Design and Sign-off Methodologies for Wafer-to-Wafer Bonded 3D-ICs at Advanced Nodes (invited)	17
<i>Giuliano Sisto (Cadence Design Systems, USA), Rongmei Chen (imec, Belgium), Richard Chou (Cadence Design Systems, USA), Geert Van der Plas (imec, Belgium), Eric Beyne (imec, Belgium), Rod Metcalfe (Cadence Design Systems, USA), and Dragomir Milojevic (imec, Belgium)</i>	
Invited Talk: Chip Stacking and Packaging Technology Explorations for Hardware Security	24
<i>Makoto Nagata (Kobe University, Japan)</i>	

Performance-Aware Interconnect Delay Insertion Against EM Side-Channel Attacks	25
<i>Minmin Jiang (University of Manchester, United Kingdom) and Vasilis F. Pavlidis (University of Manchester, United Kingdom)</i>	

Session 3 — Next Generation Optical Interconnects

Reconfigurable on-Chip Wireless Interconnections through Optical Phased Arrays (Invited)	33
<i>Giovanna Calo (Polytechnic University of Bari, Italy), Marina Barbiroli (University of Bologna, Italy), Gaetano Bellanca (University of Ferrara, Italy), Davide Bertozzi (University of Ferrara, Italy), Franco Fuschini (University of Bologna, Italy), Velio Tralli (University of Ferrara, Italy), Giovanni Serafino (TeCIP Institute, Scuola Superiore Sant'Anna, Italy), and Vincenzo Petruzzelli (Polytechnic University of Bari, Italy)</i>	
Invited Talk: Silicon Photonics Technology for Terabit-Scale Optical I/O	41
<i>Joris Van Campenhout (imec, Belgium)</i>	
Invited Talk: Designing a Multi-chiplet Manycore System Using the POPSTAR Optical NoC Architecture	42
<i>Yvain Thonnart (CEA-LIST, France)</i>	

Session 4 — 3D Interconnects and Networks-on-Chips

Invited Talk: The Open Domain-Specific Architecture: An Introduction	43
<i>Bapi Vinnakota (Open Domain-Specific Architecture (ODSA), USA)</i>	
SID-Mesh: Diagonal Mesh Topology for Silicon Interposer in 2.5D NoC with Introducing a New Routing Algorithm	44
<i>Babak Sharifpour (Islamic Azad University, Iran), Mohammad Sharifpour (Islamic Azad University, Iran), and Midia Reshadi (Islamic Azad University, Iran)</i>	
RAMAN: Reinforcement Learning Inspired Algorithm for Mapping Applications onto Mesh Network-on-Chip	52
<i>Jitesh Choudhary (BITS-Pilani, Hyderabad Campus, India), Soumya J (BITS-Pilani, Hyderabad Campus, India), and Linga Reddy Cenkeramaddi (University of Agder, Norway)</i>	
Invited Talk: Network-on-Chips for Future 3D Stacked Dies	59
<i>Tiago Muck (ARM, USA)</i>	

Author Index	61
---------------------------	-----------