

2021 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS 2021)

**Urbana, Illinois, USA
13 – 15 December 2021**



**IEEE Catalog Number: CFP21EDP-POD
ISBN: 978-1-6654-6614-1**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21EDP-POD
ISBN (Print-On-Demand):	978-1-6654-6614-1
ISBN (Online):	978-1-6654-6613-4
ISSN:	2151-1225

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

DDR RF INTERFERENCE IN FAN-LESS SOC DESIGN	1
<i>Boonping Koh; E. Sunye; Gaurav Hada; Asmah Truky</i>	
INNOVATIVE POWER INTEGRITY ANALYSIS AND POST-SILICON CO-RELATION FOR HSIOS	4
<i>Mukesh Moorthy; Manjunath Jayasimha</i>	
MODELING AND ANALYSIS OF SYSTEM-LEVEL POWER SUPPLY NOISE INDUCED JITTER (PSIJ) FOR 4 GBPS HIGH BANDWIDTH MEMORY (HBM) I/O INTERFACE	7
<i>Taein Shin; Hyunwook Park; Keunwoo Kim; Seongguk Kim; Keeyoung Son; Kyungiune Son; Gapyeol Park; Joonsang Park; Seonguk Choi; Joungho Kim</i>	
SIGNAL INTEGRITY DESIGN AND ANALYSIS OF A HDMI 2.1 CONNECTOR FOR IMPROVED ELECTRICAL CHARACTERISTICS	10
<i>Hyunwook Park; Joonsang Park; Gapyeol Park; Daehwan Lho; Boogyo Sim; Hyungmin Kang; Taein Shin; Seongguk Kim; Seonguk Choi; Seongmin Choi; Jinyoung Kim; Joungho Kim</i>	
EFFECT OF LIQUID CRYSTAL POLYMER ON HIGH-SPEED CONNECTOR TRANSMISSION PROPERTIES	13
<i>Yu Bi; Shitao Liu; Bi Yi; Guoqi Zhou; Zhongyuan Lu</i>	
COMBINING ELECTROMAGNETIC BANDGAP (EBG) SURFACE IN HIGH GAIN AND LOW BACK RADIATION ANTENNA DESIGN	16
<i>Chun-Cheng Wang; Hung-Chih Lin; Ming-Yuan Huang; Lih-Tyng Hwang</i>	
METAMODEL-BASED PREDICTION OF ON RESISTANCE FOR MICROELECTRONIC POWER SWITCHES	19
<i>G. Nicolae; A. Buzo; C. Feuerbaum; C. V. Diaconu; H. Cucu; G. Pelz; C. Burileanu</i>	
IMPACT OF ON-DIE INDUCTANCE FROM TOP METAL POWER DELIVERY ROUTINGS IN HSIO & ETHERNET	22
<i>Siddhesh Arote; Manjunath Jayasimha</i>	
NOVEL LOW COST LAUNCH FOR MEASURING VIA-TO-CAVITY COUPLING	25
<i>Fadi Deek; Melinda Picket-May; Eric Bogatin</i>	
STATISTICAL SENSITIVITY ANALYSIS IN DISTRIBUTED CIRCUITS USING COMPACT POLYMORPHIC POLYNOMIAL CHAOS SURROGATES	28
<i>Mohd. Yusuf; Sourajeet Roy</i>	
POWER INTEGRITY ANALYSIS AND SOLUTION FOR PCIE-GEN5/6 PHY	31
<i>Manjunath Jayasimha; Mukesh Moorthy</i>	
ELECTROMAGNETIC DETECTION OF DIELECTRIC CYLINDERS BY THE BAT ALGORITHM	34
<i>Xin Zhang; Chunxia Yang; Meisong Tong</i>	
SIGNAL INTEGRITY DESIGN AND ANALYSIS OF A SPIRAL THROUGH-SILICON VIA (TSV) ARRAY CHANNEL FOR HIGH BANDWIDTH MEMORY (HBM)	37
<i>Seongguk Kim; Taein Shin; Hyunwook Park; Daehwan Lho; Keeyoung Son; Keunwoo Kim; Joonsang Park; Seonguk Choi; Jihun Kim; Haeyeon Kim; Joungho Kim</i>	
THE DEVELOPMENT OF COMPACT PATCH ANTENNA ARRAY WITH HIGH ANGULAR RESOLUTION FOR 77GHZ FMCW RADAR APPLICATIONS	40
<i>Zhigang Wang; Weihao Li; Hongli Peng; Changyuan Liu; Xing Liao</i>	
A HIGH ISOLATION ANTENNA ARRAY WITH SIMPLE FEEDINGS FOR MINIATURIZED 35GHZ RADAR APPLICATIONS	43
<i>Shiyu Sun; Weihao Li; Wenyi Ye; Hongli Peng</i>	
WIRELESS POWER TRANSFER TECHNOLOGIES FOR POWERING MULTIPLE SENSOR NODES	46
<i>Kexue Cui; Mengfei Chen; Libo Qian</i>	
MODELING AND ANALYSIS OF CU-CNT COMPOSITE THROUGH GLASS VIAS IN 3D ICS	49
<i>Ajay Kumar; Rohit Dhiman</i>	
DESIGN AND CHARACTERIZATION OF A METAMATERIAL MICROSTRIP LINE WITH INCREASED EFFECTIVE PERMITTIVITY	52
<i>Kaya Pi; Xiaofei Xu</i>	
A FAST METHOD TO PREDICT THE VOLTAGE DROOP FOR FULLY INTEGRATED VOLTAGE REGULATORS IN MICROPROCESSORS	55
<i>Amit Kumar; Srinivasan Govindan; Srikrishnan Venkataraman</i>	

OPTIMIZED CROSSTALK AND IMPEDANCE DESIGN FOR HBM3 CHANNELS IN INFO	58
<i>Kuei-Ju Lin; Ruey-Beei Wu</i>	
FREQUENCY DOMAIN CHARACTERIZATION OF VOLTAGE MODE BUCK SMPS FOR POWER DISTRIBUTION NETWORK	61
<i>Michael Chang; Simon Kao; Stephen Chu; Bryant Hsu; Mark Ciou; Choppy Lin; Robby Ho</i>	
MATRIX-BASED EVOLUTIONARY APPROACH FOR OPTIMIZATION OF DECOUPLING CAPACITORS	64
<i>Akash Jain; Heman Vaghasiya; Jai Narayan Tripathi</i>	
DECISION FEEDBACK EQUALIZER (DFE) TAPS ESTIMATION WITH MACHINE LEARNING METHODS	67
<i>Bob Shi; Yixuan Zhao; Hanzhi Ma; Thong Nguyen; Er-Ping Li; Andreas C. Cangellaris; Jose Schutt-Aine</i>	
COMPARISON OF INVERTIBLE ARCHITECTURES FOR HIGH SPEED CHANNEL DESIGN	70
<i>Osama Waqar Bhatti; Oluwaseyi Akinwande; Nikita Ambasana; Xianbo Yang; Pavel R. Paladhi; Wren Dale Becker; Madhavan Swaminathan</i>	
A NOVEL SPIRE CLIP-TYPE POGO CONNECTOR DESIGN WITH HIGH ELECTRICAL AND THERMAL RELIABILITY	73
<i>Keunwoo Kim; Keeyoung Son; Seokwoo Hong; JoungHo Kim; Jinyoung Kim</i>	
A PHYSICAL VERIFICATION METHODOLOGY FOR 3D-ICS USING INDUCTIVE COUPLING	76
<i>Tatsuo Omori; Kota Shiba; Atsutake Kosuge; Mototsugu Hamada; Tadahiro Kuroda</i>	
Author Index	