# 2021 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC 2021)

St. Louis, Missouri, USA 15 November 2021



**IEEE Catalog Number: CFP21W49-POD** 

ISBN: 978-1-6654-3071-5

# Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21W49-POD

 ISBN (Print-On-Demand):
 978-1-6654-3071-5

 ISBN (Online):
 978-1-6654-4664-8

### **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2021 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC) H2RC 2021

## **Table of Contents**

Message from the Workshop Chairs  Workshop Organization	
Session 1	
Efficient HW and SW Interface Design for Convolutional Neural Networks Using High-Level Synthesis and TensorFlow  Ashish Misra (University of Illinois at Urbana-Champaign, USA), Churan He (University of Illinois at Urbana-Champaign, USA), and Volodymyr Kindratenko (University of Illinois at Urbana-Champaign, USA)	1
Porting Incompressible flow Matrix Assembly to FPGAs for Accelerating HPC Engineering	9
Simulations Nick Brown (EPCC, University of Edinburgh, UK)	9
Optimizing a Hardware Network Stack to Realize an In-Network ML Inference Application  Marco Hartmann (Technical University of Darmstadt, Germany), Lukas Max  Weber (Technical University of Darmstadt, Germany), Johannes Wirth  (Technical University of Darmstadt, Germany), Lukas Sommer (Technical  University of Darmstadt, Germany), and Andreas Koch (Technical  University of Darmstadt, Germany)	21
Session 2	
ACCL: FPGA-Accelerated Collectives over 100 Gbps TCP-IP  Zhenhao He (ETH Zurich, Switzerland), Daniele Parravicini (Research Labs Xilinx, Ireland), Lucian Petrica (Reseach Labs Xilinx, Ireland), Kenneth O'Brien (Research Labs Xilinx, Ireland), Gustavo Alonso (ETH Zurich, Switzerland), and Michaela Blott (Research Labs Xilinx, Ireland)	33
Near-Data FPGA-Accelerated Processing of Collective and Inference Operations in  Disaggregated Memory Systems	44