## 2021 IEEE 39th International Conference on Computer Design (ICCD 2021)

Virtual Conference 24 – 27 October 2021



IEEE Catalog Number: CFP21ICD-POD ISBN: 978-1-6654-3220-7

### Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number: CFP21ICD-POD ISBN (Print-On-Demand): 978-1-6654-3220-7 ISBN (Online): 978-1-6654-3219-1

ISSN: 1063-6404

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2021 IEEE 39th International Conference on Computer Design (ICCD) ICCD 2021

#### **Table of Contents**

Message from the General Chairs	xvii
Organizing Committee	xviii
Message from the Program Chairs	
Program Committee	xx
Special Session PC	
Keynotes	
Tutorials	xxvii
Special Session: Cross-Layer Approximations for System-Le Optimizations	vel
Optimizations	
Special Session: ADAPT: ANN-ControlleD System-Level Runtime Adaptable APproxi CompuTing Prattay Chowdhury (The University of Texas at Dallas, USA) and Benjamin Carrion Schafer (The University of Texas at Dallas, USA)	
Special Session: How Much Quality is Enough Quality? A Case for Acceptability in Approximate Designs	5
Special Session: When Dataflows Converge: Reconfigurable and Approximate Compu Emerging Neural Networks  Di Wu (University of Wisconsin–Madison, USA) and Joshua San Miguel  (University of Wisconsin, Madison, USA)	
(University of Wisconsin–Madison, USA)  Special Session: Approximate TinyML Systems: Full System Approximations for Extre Energy-Efficiency in Intelligent Edge Devices	
Arnab Raha (Edge.AI Advanced Architecture Group, VPU IP, Intel Corporation, USA), Soumendu Ghosh (Purdue University, USA), Debabrata Mohapatra (Edge.AI Advanced Architecture Group, VPU IP, Intel Corporation, USA), Deepak A. Mathaikutty (Edge.AI Advanced Architecture Group, VPU IP, Intel Corporation, USA), Raymond Sung (Edge.AI Advanced Architecture Group, VPU IP, Intel Corporation, USA), Cormac Brick (Edge.AI Advanced Architecture Group, VPU IP, Intel Corporation, USA), and Vijay Raghunathan (Purdue University, USA)	

#### **Best Papers Session**

Flipping Bits to Share Crossbars in ReRAM-Based DNN Accelerator  Lei Zhao (University of Pittsburgh, USA), Youtao Zhang (University of  Pittsburgh, USA), and Jun Yang (University of Pittsburgh, USA)	17
Block-LSM: An Ether-Aware Block-Ordered LSM-Tree Based Key-Value Storage Engine  Zehao Chen (Shandong University, China), Bingzhe Li (Oklahoma State University, USA), Xiaojun Cai (Shandong University, China), Zhiping Jia (Shandong University, China), Zhaoyan Shen (Shandong University, China), Yi Wang (Shenzhen University, China), and Zili Shao (The Chinese University of Hong Kong, Hong Kong)	25
DynPaC: Coarse-Grained, Dynamic, and Partially Reconfigurable Array for Streaming	22
Applications	33
NIST-Lite: Randomness Testing of RNGs on an Energy-Constrained Platform	41
Seer-SSD: Bridging Semantic Gap Between Log-Structured File Systems and SSDs to Reduce SS Write Amplification	D 49
Novel Ultra-Low-Voltage Flip-Flops : Near-V_th Modeling and VLSI Integration	57
Session 1A: Novel Architectures	
Flexible Instruction Set Architecture for Programmable Look-up Table Based Processing-in-Memory  Mark Connolly (Rochester Institute of Technology, USA), Purab Ranjan Sutradhar (Rochester Institute of Technology, USA), Mark Indovina (Rochester Institute of Technology, USA), and Amlan Ganguly (Rochester Institute of Technology, USA)	66

Stochastic Iterative Approximation: Software/hardware Techniques for Adjusting Aggressiveness of Approximation
The Accuracy and Efficiency of Posit Arithmetic
Accurate and Fast Performance Modeling of Processors with Decoupled Front-end
AdaptBit-HD: Adaptive Model Bitwidth for Hyperdimensional Computing
MasterMind: Many-Accelerator SoC Architecture for Real-Time Brain-Computer Interfaces
Session 1B: Arithmetic Designs and Analyses
An Efficient Hybrid Parallel Compression Approximate Multiplier
Run-Time Configurable Approximate Multiplier using Significance-Driven Logic Compression 117 Ibrahim Haddadi (Newcastle University, UK; TAIBAH University, Kingdom of Saudi Arabia), Issa Qiqieh (Al-Balqa Applied University, Jordan), Rishad Shafik (Newcastle University, UK), Fei Xia (Newcastle University, UK), Mohammed Al-hayanni (The University of Technology, Iraq), and Alex Yakovlev (Newcastle University, UK)
A Comprehensive Exploration of the Parallel Prefix Adder Tree Space

CROP: FPGA Implementation of High-Performance Polynomial Multiplication in Saber KEM Based on Novel Cyclic-Row Oriented Processing Strategy
Jiafeng Xie (Villanova University, USA), Pengzhou He (Villanova University, USA), and Chiou-Yng Lee (Lunghwa University of Science & Technology, Taiwan)
Energy-Efficient MAC Units for Fused Posit Arithmetic
Session 2A: Persistent Memory
NRHI: A Concurrent Non-Rehashing Hash Index for Persistent Memory
HASDH: A Hotspot-Aware and Scalable Dynamic Hashing for Hybrid DRAM-NVM Memory 154 Zhengtao Li (HuaZhong University of Science and Technology, China), Zhipeng Tan (HuaZhong University of Science and Technology, China), and Jianxi Chen (HuaZhong University of Science and Technology, China)
EFM: Elastic Flash Management to Enhance Performance of Hybrid Flash Memory
Dynamic File Cache Optimization for Hybrid SSDs with High-Density and Low-Cost Flash Memory
Consistent RDMA-Friendly Hashing on Remote Persistent Memory
Session 2B: Test and Verification
Low-Cost Sequential Logic Circuit Design Considering Single Event Double-Node Upsets and Single Event Transients
Rectification of Integer Arithmetic Circuits using Computer Algebra Techniques

Differential Testing of x86 Instruction Decoders with Instruction Operand Inferring  Algorithm
Guang Wang (Chinese Academy of Sciences, China; University of Chinese Academy of Sciences), Ziyuan Zhu (Chinese Academy of Sciences, China; University of Chinese Academy of Sciences), Shuan Li (Chinese Academy of Sciences, China; University of Chinese Academy of Sciences), Xu Cheng (Peking University), and Dan Meng (Chinese Academy of Sciences, China; University of Chinese Academy of Sciences)
Comprehensive Failure Analysis Against Soft Errors from Hardware and Software Perspectives 204 Yohan Ko (Yonsei University, Republic of Korea), Hwisoo So (Yonsei University, Republic of Korea), Jinhyo Jung (Yonsei University, Republic of Korea), Kyoungwoo Lee (Yonsei University, Republic of Korea), and Aviral Shrivastava (Arizona State University, USA)
MetaTableLite: An Efficient Metadata Management Scheme for Tagged-Pointer-Based Memory Safety
HammerFilter: Robust Protection and Low Hardware Overhead Method for RowHammer
Session 3A: Non Volatile Memory
SimiEncode: A Similarity-Based Encoding Scheme to Improve Performance and Lifetime of Non-Volatile Main Memory
Accelerating Sub-Block Erase in 3D NAND Flash Memory
Understanding and Optimizing Hybrid SSD with High-Density and Low-Cost Flash Memory 236 Liang Shi (East China Normal University, China; Huazhong University of Science and Technology, China), Longfei Luo (East China Normal University, China), Yina Lv (East China Normal University, China), Shicheng Li (East China Normal University, China), Changlong Li (East China Normal University, China), and Edwin Hsing-Mean Sha (East China Normal University, China)
WAS-Deletion: Workload-Aware Secure Deletion Scheme for Solid-State Drives
Write-Optimized and Consistent RDMA-Based Non-Volatile Main Memory Systems

#### **Session 3B: Hardware Accelerators**

In Ultra-Efficient Look-up Table Based Programmable Processing in Memory Architecture for Data Encryption
LeSpar: Reordering Algorithm for ReRAM-Based Sparse Matrix-Vector Multiplication
Yi-Jou Hsiao (Academia Sinica, Taiwan), Chin-Fu Nien (Academia Sinica, Taiwan), and Hsiang-Yun Cheng (Academia Sinica, Taiwan)
ast and Low-Cost Mitigation of ReRAM Variability for Deep Learning Applications
ViNN: Wireless Interconnect Based Neural Network Accelerator
Universal Neural Network Acceleration via Real-Time Loop Blocking
Session 4A: Exploiting Parallellism
xploiting Intra-SM Parallelism in GPUs via Persistent and Elastic Blocks
mproved GPU Implementations of the Pair-HMM Forward Algorithm for DNA Sequence Alignment
Enliang Li (University of Illinois at Urbana-Champaign, USA), Subho S. Banerjee (University of Illinois at Urbana-Champaign, USA), Sitao Huang (University of Illinois at Urbana-Champaign, USA), Ravishankar K. Iyer (University of Illinois at Urbana-Champaign, USA), and Deming Chen (University of Illinois at Urbana-Champaign, USA)

CHARM: Collaborative Host and Accelerator Resource Management for GPU Datacenters
Empirical Guide to Use of Persistent Memory for Large-Scale In-Memory Graph Analysis
Stochastic-HD: Leveraging Stochastic Computing on Hyper-Dimensional Computing
HyperData: A Data Transfer Accelerator for Software Data Planes Based on Targeted Prefetching
Session 4B: Potpourri
UH-JLS: A Parallel Ultra-High Throughput JPEG-LS Encoding Architecture for Lossless Image Compression
Gong (University of Science and Technology of China, China), Chao Wang (University of Science and Technology of China, China), Xi Li (University of Science and Technology of China, China), and Xuehai Zhou (University of Science and Technology of China, China)
(University of Science and Technology of China, China), Xi Li (University of Science and Technology of China, China), and Xuehai

Resonance-Based Power-Efficient Pulse Generator Design with Corresponding Distribution  Network  Ke Jia (State Key Laboratory of Computer Architecture, ICT, CAS;  University of Chinese Academy of Sciences), Liang Yang (Loongson  Technology Co., Ltd.), Jian Wang (State Key Laboratory of Computer  Architecture, ICT, CAS; University of Chinese Academy of Sciences),  Bin Lin (State Key Laboratory of Computer Architecture, ICT, CAS), Hao  Wang (Loongson Technology Co., Ltd.), and RuiKai Shi (State Key  Laboratory of Computer Architecture, ICT, CAS)	357
Reconfigurable Array for Analog Applications	361
Chung-Kuan Cheng (University of California San Diego, USA), Andrew B. Kahng (University of California San Diego, USA), Ilgweon Kang (Digital & Signoff Group, Cadence Design Systems Inc., USA), Minsoo Kim (University of California San Diego, USA), Daeyeal Lee (University of California San Diego, USA), Bill Lin (University of California San Diego, USA), Dongwon Park (University of California San Diego, USA), and Mingyu Woo (University of California San Diego, USA)	366
Marco Barbone (Imperial College London, UK), Bas W. Kwaadgras (Maxeler Technologies, UK), Uwe Oelfke (Joint Department of Physics at The Institute of Cancer Research and The Royal Marsden NHS Foundation Trust, UK), Wayne Luk (Imperial College London, UK), and Georgi Gaydadjiev (University of Groningen, Netherlands; Imperial College London, UK)	374
Legion: Tailoring Grouped Neural Execution Considering Heterogeneity on Multiple Edge Devices	383
Premier: A Concurrency-Aware Pseudo-Partitioning Framework for Shared Last-Level Cache Xiaoyang Lu (Illinois Institute of Technology), Rujia Wang (Illinois Institute of Technology), and Xian-He Sun (Illinois Institute of Technology)	391
Chopin: Composing Cost-Effective Custom Chips with Algorithmic Chiplets	395
Compiling and Optimizing Real-World Programs for STRAIGHT ISA  Toru Koizumi (The University of Tokyo, Japan), Shu Sugita (The  University of Tokyo, Japan), Ryota Shioya (The University of Tokyo,  Japan), Junichiro Kadomoto (The University of Tokyo, Japan), Hidetsugu  Irie (The University of Tokyo, Japan), and Shuichi Sakai (The  University of Tokyo, Japan)	400

GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V Based IoT Processors
Session 5B: Memory Design and Security
SME: ReRAM-Based Sparse-Multiplication-Engine to Squeeze-Out Bit Sparsity of Neural Network
Fangxin Liu (Shanghai Jiao Tong University, China; Shanghai Qi Zhi Institute, China), Wenbo Zhao (Shanghai Jiao Tong University, China; Shanghai Qi Zhi Institute, China), Zhezhi He (Shanghai Jiao Tong University, China), Zongwu Wang (Shanghai Jiao Tong University, China), Yilong Zhao (Shanghai Jiao Tong University, China), Tao Yang (Shanghai Jiao Tong University, China), Jingnai Feng (Shanghai Jiao Tong University, China), Xiaoyao Liang (Shanghai Jiao Tong University, China), And Li Jiang (Shanghai Jiao Tong University, China; Shanghai Qi Zhi Institute, China; Shanghai Jiao Tong University, China)
Improving the Heavy Re-Encryption Overhead of Split Counter Mode Encryption for NVM 425 Qi Pei (The State University of New York at Binghamton, USA) and Seunghee Shin (The State University of New York at Binghamton, USA)
Discreet-PARA: Rowhammer Defense with Low Cost and High Efficiency 433  Yicheng Wang (University of Illinois at Chicago, US), Yang Liu  (University of Illinois at Chicago, US), Peiyun Wu (University of Illinois at Chicago, US), and Zhao Zhang (University of Illinois at Chicago, US)
Conciliating Speed and Efficiency on Cache Compressors
POMI: Polling-Based Memory Interface for Hybrid Memory System
Session 6A: Storage
Fault-Aware Prediction-Guided Page Offlining for Uncorrectable Memory Error Prevention 456 Xiaoming Du (Intel Corporation, China), Cong Li (Intel Corporation, China), Shen Zhou (Intel Corporation, China), Xian Liu (ByteDance, China), Xiaohan Xu (ByteDance, China), Tianjiao Wang (ByteDance, China), and Shijian Ge (ByteDance, China)
A High-Performance Post-Deduplication Delta Compression Scheme for Packed Datasets

Erasure-Coded Multi-Block Updates Based on Hybrid Writes and Common XORs First	472
PSACS: Highly-Parallel Shuffle Accelerator on Computational Storage	480
Intelligent Prediction of Flash Lifetime via Online Domain Adaptation	488
Session 6B Design Automation and Analysis	
Model Synthesis for Communication Traces of System Designs  Hao Zheng (University of South Florida), Md Rubel Ahmed (University of South Florida), Parijat Mukherjee (Intel), Mahesh C. Ketkar (Intel), and Jin Yang (Intel)	492
T-TSP: Transient-Temperature Based Safe Power Budgeting in Multi-/Many-Core Processors Sobhan Niknam (University of Amsterdam, The Netherlands), Anuj Pathania (University of Amsterdam, The Netherlands), and Andy D. Pimentel (University of Amsterdam, The Netherlands)	500
HosNa: A DPC++ Benchmark Suite for Heterogeneous Architectures  Najmeh Nazari Bavarsad (University of California Davis), Hosein  Mohammadi Makrani (University of California Davis), Hossein Sayadi  (California State University Long Beach), Lawrence Landis (Intel),  Setareh Rafatirad (University of California Davis), and Houman  Homayoun (University of California Davis)	509
Optimal Transistor Placement Combined with Global In-Cell Routing in Standard Cell Layout Synthesis  Kyeongrok Jo (Seoul National University, Korea) and Taewhan Kim (Seoul National University, Korea)	517
RDP <sup>3</sup> : Rapid Domain Platform Performance Prediction for Design Space Exploration	525

#### **Session 7A Neural Networks**

mart-DNN: Efficiently Reducing the Memory Requirements of Running Deep Neural Networks on tesource-Constrained Platforms	33
Research Center, Peng Cheng Laboratory), and Donglei Wu (Harbin Institute of Technology, Shenzhen)	
2D-Compressor: a Quantization-Based Delta Compression Framework for Deep Neural Networks 42	••
Shuyu Zhang (Harbin Institute of Technology, Shenzhen), Donglei Wu (Harbin Institute of Technology, Shenzhen), Haoyu Jin (Harbin Institute of Technology, Shenzhen), Xiangyu Zou (Harbin Institute of Technology, Shenzhen), Wen Xia (Harbin Institute of Technology, Shenzhen), Wen Xia (Harbin Institute of Technology, Shenzhen; Peng Cheng Laboratory; Chinese Academy of Sciences), and Xiaojia Huang (Harbin Institute of Technology, Shenzhen)	
AGQFL: Communication-Efficient Federated Learning via Automatic Gradient Quantization in Edge Heterogeneous Systems	51
ModelShield: A Generic and Portable Framework Extension for Defending Bit-Flip Based Adversarial Weight Attacks	59
VidePipe: High-Throughput Deep Learning Inference System on a Cluster of Neural Processing  Juits	<b>5</b> 2
Lixian Ma (State Key Laboratory of Computer Architecture, Institute of Computing Technology, CAS, China), En Shao (State Key Laboratory of Computer Architecture, Institute of Computing Technology, CAS, China; University of Chinese Academy of Sciences, China,), Yueyuan Zhou (State Key Laboratory of Computer Architecture, Institute of Computing Technology, CAS, China), and Guangming Tan (State Key Laboratory of Computer Architecture, Institute of Computing Technology, CAS, China; University of Chinese Academy of Sciences, China,)	,,,
Exploiting Online Locality and Reduction Parallelism for Sampled Dense Matrix Multiplication on GPUs	5 <b>7</b>

#### Session 7B Security and Trust

APT: Efficient Side-Channel Analysis Framework Against Inner Product Masking Scheme	575
An Efficient Non-Profiled Side-Channel Attack on the CRYSTALS-Dilithium Post-Quantum Signature	583
Functional Locking Through Omission: From HLS to Obfuscated Design	591
Security Analysis of State-of-the-art Scan Obfuscation Technique	599
QFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog	503
Efficient Methods for SoC Trust Validation using Information Flow Verification	508
Author Index	617