

2021 IEEE Asian Solid-State Circuits Conference (A-SSCC 2021)

**Busan, South Korea
7-10 November 2021**



**IEEE Catalog Number: CFP21SSC-POD
ISBN: 978-1-6654-4351-7**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21SSC-POD
ISBN (Print-On-Demand):	978-1-6654-4351-7
ISBN (Online):	978-1-6654-4350-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SESSION 1: A1L-A ADVANCED DESIGN, RELIABILITY & INTEGRATION TECHNIQUES

A LOW NOISE AND LINEARITY IMPROVEMENT CMOS IMAGE SENSOR FOR SURVEILLANCE CAMERA WITH SKEW-RELAXATION LOCAL MULTIPLY CIRCUIT AND ON-CHIP TESTABLE RAMP GENERATOR	1
<i>Wataru Saito, Yoichi Iizuka, Norihito Kato, Ryota Otake, Fukashi Morishita</i>	
A 1596GB/S 48GB EMBEDDED DRAM 384-CORE SOC WITH HYBRID BONDING INTEGRATION	4
<i>Xiping Jiang, Fengguo Zuo, Song Wang, Xiaofeng Zhou, Bing Yu, Yubing Wang, Qi Liu, Ming Liu, Yi Kang, Qiwei Ren</i>	
DYNAMIC VOLTAGE STRESS SENSING CIRCUITS FOR SCREENING OUT EARLY DEVICE RELIABILITY ISSUES IN ADVANCED TECHNOLOGY NODES.....	7
<i>Ghil-Geun Oh, Min-Hye Ho, Yeon-Jung Shin, Jae-Wook Choi, Ju-Youn Kim, Young-Dae Kim</i>	
A 1.3-MBIT ANNEALING SYSTEM COMPOSED OF FULLY-SYNCHRONIZED 9-BOARD X 9-CHIP X 16-KBIT ANNEALING PROCESSOR CHIPS FOR LARGE-SCALE COMBINATORIAL OPTIMIZATION PROBLEMS	10
<i>Kasho Yamamoto, Takashi Takemoto, Chihiro Yoshimura, Mayumi Mashimo, Masanao Yamaoka</i>	
ENERGY EFFICIENT DESIGN THROUGH DESIGN AND TECHNOLOGY CO-OPTIMIZATION NEAR THE FINISH LINE OF CMOS SCALING.....	13
<i>Shenggao Li, Chien-Chun Tsai, Eric Soenen, Frank J C Lee, Cheng-Hsiang Hsieh</i>	

SESSION 2: A2L-A POWER CONVERSION & WIRELESS POWER TRANSFER

AN ARITHMETIC PROGRESSION SWITCHED-CAPACITOR DC-DC CONVERTER WITH SOFT VCR TRANSITIONS ACHIEVING 93.7% PEAK EFFICIENCY AND 400 MA OUTPUT CURRENT	16
<i>Yang Jiang, Man-Kay Law, Pui-In Mak, Rui P. Martins</i>	
A 95% PEAK EFFICIENCY MODIFIED KY (BOOST) CONVERTER FOR IOT WITH CONTINUOUS FLYING CAPACITOR CHARGING IN DCM.....	19
<i>Wen-Liang Zeng, Caolei Pan, Chi-Seng Lam, Sai-Weng Sin, Chenchang Zhan, Rui P. Martins</i>	
A 87.2%-EFFICIENCY 27.12MHZ CURRENT-MODE WIRELESS POWER RECEIVER WITH RAMP-ASSISTED ENERGY DELIVERY CONTROLLER FOR IMPLANTABLE DEVICES	22
<i>Ziyang Luo, Hoi Lee</i>	
A 5.7GHZ RF WIRELESS POWER TRANSFER RECEIVER USING 84.5% EFFICIENCY 12V SIDO BUCK-BOOST DC-DC CONVERTER WITH INTERNAL POWER SUPPLY MODE.....	25
<i>Tomohiro Higuchi, Dai Suzuki, Ryo Ishida, Yasuaki Isshiki, Kazuki Arai, Kohei Onizuka, Kousuke Miyaji</i>	

A MULTI-PHASE SERIES-PARALLEL WITH BOND WIRE AUXILIARY FULLY- INTEGRATED 250PF SWITCHED-CAPACITOR WITH 13.6MV OUTPUT RIPPLE FOR SUPPLYING TEMPERATURE SENSOR WITH 0.1°C ACCURACY TO EARLY DETECT COVID-19	28
<i>Shu-Yung Lin, Chin-Hsiang Liang, Kai-Syun Chang, Ke-Horng Chen, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai</i>	

SESSION 3: A2L-B AI & VISION PROCESSORS

FLASHMAC: AN ENERGY-EFFICIENT ANALOG-DIGITAL HYBRID MAC WITH VARIABLE LATENCY-AWARE SCHEDULING	31
<i>Surin Gweon, Sanghoon Kang, Donghyeon Han, Kyoung-Rog Lee, Kwantae Kim, Hoi-Jun Yoo</i>	
RAODAT: AN ENERGY-EFFICIENT RECONFIGURABLE AI-BASED OBJECT DETECTION AND TRACKING PROCESSOR WITH ONLINE LEARNING.....	34
<i>Yuchuan Gong, Qingsong Liu, Luying Que, Conghan Jia, Jiahui Huang, Ye Liu, Jiayan Gan, Yuxiang Xie, Yong Zhou, Lili Liu, Xiaoqiang Xiang, Liang Chang, Jun Zhou</i>	
A 1448-MPIXEL/S, 84-PJ/PIXEL DISPLAY STREAM COMPRESSION ENCODER IN 28 NM FOR 4K VIDEO RESOLUTION	37
<i>S. Wu, K. De Silva, S. Gutgutia, B. Baas, M. Alioto</i>	
A 4.57 μ W@120FPS VISION SYSTEM OF SENSING WITH COMPUTING FOR BNN-BASED PERCEPTION APPLICATIONS.....	40
<i>Han Xu, Zheyu Liu, Ziwei Li, Erxiang Ren, Maimaiti Nazhamati, Fei Qiao, Li Luo, Qi Wei, Xinjun Liu, Huazhong Yang</i>	

SESSION 4: A2L-C TERAHERTZ & MILLIMETER-WAVE CIRCUITS & SYSTEMS

A 76-GBIT/S 265-GHZ CMOS RECEIVER	43
<i>Shinsuke Hara, Ruibing Dong, Sangyeop Lee, Kyoya Takano, Naoya Toshida, Satoru Tanoi, Tatsuo Hagino, Mohamed H. Mubarak, Norihiko Sekine, Issei Watanabe, Akifumi Kasamatsu, Kunio Sakakibara, Shunichi Kubo, Satoshi Miura, Yohtaro Umeda, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima</i>	
245/243GHZ, 9.2/10.5DBM SATURATED OUTPUT POWER, 4.6/2.8% PAE, AND 28/26DB GAIN POWER AMPLIFIERS IN 65NM CMOS ADOPTING 2-AND 4-WAY POWER COMBINING.....	46
<i>Byeonghun Yun, Dae-Woong Park, Kyung-Sik Choi, Ho-Jin Song, Sang-Gug Lee</i>	
A 33.5-37.5 GHZ 4-ELEMENT PHASED-ARRAY TRANSCEIVER FRONT-END WITH HIGH- ACCURACY LOW-VARIATION 6-BIT RESOLUTION 360° PHASE SHIFT AND 0~31.5 DB GAIN CONTROL IN 65 NM CMOS	49
<i>Pingda Guan, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi</i>	
A 24-30GHZ 4-ELEMENT PHASED ARRAY TRANSCEIVER WITH LOW INSERTION LOSS COMPACT T/R SWITCH AND BIDIRECTIONAL PHASE SHIFTER IN 65 NM CMOS TECHNOLOGY	52
<i>Xiangrong Huang, Haikun Jia, Shengnan Dong, Wei Deng, Zhihua Wang, Baoyong Chi</i>	
A 150-TO-1050 GHZ TERAHERTZ DETECTOR IN 65 NM CMOS	55
<i>Zhao-Yang Liu, Feng Qi, Ye-Long Wang, Peng-Xiang Liu, Wei-Fan Li</i>	

SESSION 5: A2L-D CIRCUITS & SYSTEMS FOR EMERGING APPLICATIONS

A 0.033-MM ² 21.5-AF RESOLUTION CONTINUOUS-TIME DELTA-SIGMA CAPACITANCE-TO-DIGITAL CONVERTER WITH PARASITIC CAPACITANCE IMMUNITY UP TO 480PF	58
<i>Hyeyeon Lee, Changuk Lee, Jae-Youl Lee, Yoon-Kyung Choi, Youngcheol Chae</i>	
A 5-GHZ 0.15-MM ² COLLISION AVOIDABLE RFID EMPLOYING COMPLEMENTARY PASS-TRANSISTOR ADIABATIC LOGIC WITH AN INDUCTIVELY CONNECTED EXTERNAL ANTENNA.....	61
<i>Saito Shibata, Reiji Miura, Yoshiki Sawabe, Kota Shiba, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda</i>	
A 389TOPS/W, 1262FPS AT 1MEPS REGION PROPOSAL INTEGRATED CIRCUIT FOR NEUROMORPHIC VISION SENSORS IN 65NM CMOS	64
<i>Sumon Kumar Bose, Arindam Basu</i>	
A MILLIMETER-SCALE COMPUTING SYSTEM WITH ADAPTIVE DYNAMIC LOAD POWER TRACKING	67
<i>Seokhyeon Jeong, Yejoong Kim, Yuyang Li, Inhee Lee</i>	
A 1280 X 720 MICRO-LED DISPLAY DRIVER WITH 10-BIT CURRENT-MODE PULSE WIDTH MODULATION.....	70
<i>Pei-Yi Lai Lee, Ya-Wen Yang, Sih-Han Li, Jian-Jhih Sun, Tzu Yi Hung, Chih-Wen Lu, Yen-Hsiang Fang, Wei-Hung Kuo, Li-Chun Huang, Guo-Dung John Su, Poki Chen</i>	
A 4.2MW 4K 6-8GHZ CMOS LNA FOR SUPERCONDUCTING QUBIT READOUT.....	73
<i>Alican Caglar, Steven Van Winckel, Steven Brebels, Piet Wambacq, Jan Craninckx</i>	

SESSION 6: B1L-A TEMPERATURE & VOLTAGE MANAGERMENTS

AUTO-CALIBRATION TECHNIQUE FOR CURRENT-BASED BANDGAP VOLTAGE REFERENCE.....	76
<i>U Chi-Wa, Man-Kay Law, Chi-Seng Lam, Rui P. Martins</i>	
A 3.1- μ W BJT-BASED CMOS TEMPERATURE-TO-FREQUENCY CONVERTER WITH UNTRIMMED INACCURACY OF $\pm 1^{\circ}\text{C}$ (3σ) FROM -40°C TO 140°C	79
<i>Jee-Ho Park, Jung-Hye Hwang, Changyong Shin, Seong-Jin Kim</i>	
AN OUTPUT CAPACITOR-LESS LOW-DROPOUT REGULATOR USING A WIDE-RANGE SINGLE-STAGE GAIN-BOOSTED ERROR AMPLIFIER AND A FREQUENCY-DEPENDENT BUFFER WITH A TOTAL COMPENSATION CAPACITANCE OF 2.5 PF IN 0.5 μM CMOS	82
<i>Hyeon-Ji Choi, Joo-Mi Cho, Hyo-Jin Park, Sung-Wan Hong</i>	
ZERO CURRENT DETECTOR WITH SLOPE JUDGEMENT CALIBRATION IN MOBILE BATTERY CHARGER IC.....	85
<i>Kye-Seok Yoon, Hye-Bong Ko, Jin-Woo So, Sung-Woo Lee, Sung-Kyu Cho, Woon-Hyung Heo, Ho-Sung Son, Seung-Hoon Kim, Dong-Joon Kim, Kwon-Yub Hyung, Dae-Woong Cho, Jung-Wook Heo, Hyoung-Seok Oh, Sung-Ung Kwak</i>	
A PROCESS SCALABLE VOLTAGE-REFERENCE-FREE TEMPERATURE SENSOR UTILIZING MOSFET THRESHOLD VOLTAGE VARIATION.....	88
<i>Shogo Harada, Mahfuzul Islam, Takashi Hisakado, Osami Wada</i>	

SESSION 7: B1L-B FPGA DESIGN FOR AI/ML APPLICATIONS

A SORT-LESS FPGA-BASED NON-MAXIMUM SUPPRESSION ACCELERATOR USING MULTI-THREAD COMPUTING AND BINARY MAX ENGINE FOR OBJECT DETECTION	91
<i>Chaoming Fang, Habib Derbyshire, Wenyu Sun, Jinshan Yue, Haobing Shi, Yongpan Liu</i>	
AN ENERGY-EFFICIENT DEEP REINFORCEMENT LEARNING FPGA ACCELERATOR FOR ONLINE FAST ADAPTATION WITH SELECTIVE MIXED-PRECISION RE-TRAINING	94
<i>Wooyoung Jo, Juhyoung Lee, Seunghyun Park, Hoi-Jun Yoo</i>	
A 50.4 GOPS/W FPGA-BASED MOBILENETV2 ACCELERATOR USING THE DOUBLE-LAYER MAC AND DSP EFFICIENCY ENHANCEMENT.....	97
<i>Jixuan Li, Jiabao Chen, Ka-Fai Un, Wei-Han Yu, Pui-In Mak, Rui P. Martins</i>	
A RECONFIGURABLE MATRIX MULTIPLICATION COPROCESSOR WITH HIGH AREA AND ENERGY EFFICIENCY FOR VISUAL INTELLIGENT AND AUTONOMOUS MOBILE ROBOTS	100
<i>Jipeng Wang, Yi Zhan, Zhaoxu Wang, Zixuan Peng, Jiarui Xu, Bingqiang Liu, Guoyi Yu, Fengwei An, Chao Wang, Xuecheng Zou</i>	
TINY NEURAL NETWORK SEARCH AND IMPLEMENTATION FOR EMBEDDED FPGA: A SOFTWARE-HARDWARE CO-DESIGN APPROACH.....	103
<i>Jinyu Bai, Yunqian Fan, Sifan Sun, Wang Kang, Weisheng Zhao</i>	

SESSION 8: B1L-C SMART MEMORY

A 40NM EMBEDDED SG-MONOS FLASH MACRO FOR HIGH-END MCU ACHIEVING 200MHZ RANDOM READ OPERATION AND 7.91MB/MM2 DENSITY WITH CHARGE ASSISTED OFFSET CANCELLATION SENSE AMPLIFIER	106
<i>Masaya Nakano, Yoshinobu Kaneda, Koichi Takeda, Takahiro Shimoi, Yasunobu Aoki, Satoru Nakanishi, Yosuke Tashiro, Yasuhiko Taito, Ken Matsubara, Munekatsu Nakagawa, Tomoya Ogawa, Takashi Kurafuji, Hidenori Mitani, Takashi Ito, Takashi Kono</i>	
A PROGRAMMABLE 6T SRAM-BASED PUF WITH DYNAMIC STABILITY DATA MASKING	109
<i>Lu Lu, Tony Tae-Hyoung Kim</i>	
REALIZING DIRECT CONVOLUTION IN MEMORY WITH SYSTOLIC-RAM.....	112
<i>Jacob N. Rohan, Jaydeep P. Kulkarni</i>	
CIM-SECDED: A 40NM 64KB COMPUTE IN-MEMORY RRAM MACRO WITH ECC ENABLING RELIABLE OPERATION	115
<i>Brian Crafton, Samuel Spetalnick, Jong-Hyeok Yoon, Wei Wu, Carlos Tokunaga, Vivek De, Arijit Raychowdhury</i>	
A 48 TOPS AND 20943 TOPS/W 512KB COMPUTATION-IN-SRAM MACRO FOR HIGHLY RECONFIGURABLE TERNARY CNN ACCELERATION.....	118
<i>Chih-Sheng Lin, Fu-Cheng Tsai, Jian-Wei Su, Sih-Han Li, Tian-Sheuan Chang, Shyh-Shyuan Sheu, Wei-Chung Lo, Shih-Chieh Chang, Chih-I Wu, Tuo-Hung Hou</i>	

SESSION 9: B1L-D CLOCK RECOVERY & GENERATION

A 48GB/S 2.4PJ/B PAM-4 BAUD-RATE DIGITAL CDR WITH STOCHASTIC PHASE DETECTION TECHNIQUE IN 40NM CMOS	121
<i>Haram Ju, Kwangho Lee, Woosong Jung, Deog-Kyoon Jeong</i>	
A 2.7-GB/S MULTIPLEXED-DLL-BASED CDR CIRCUIT FOR $\pm 10\%$ CLOCK-EMBEDDED SPREAD-SPECTRUM MODULATION DEPTH.....	124
<i>Yen-Kuei Lu, Miao-Shan Li, Ching-Yuan Yang, Chin-Lung Lin</i>	
AN ULTRA-LOW CLOSE-IN PHASE NOISE SERIES-RESONANCE BAW OSCILLATOR IN A 130-NM BICMOS PROCESS	127
<i>Sachin Kalia, Bichoy Bahr, Tolga Dinc, Baher Haroun, Swaminathan Sankaran</i>	
A 10 GHZ DUAL-LOOP PLL WITH ACTIVE NOISE CANCELLATION ACHIEVING 12DB SPUR AND 29% NOISE REDUCTION	130
<i>Yu-Sian Lu, Cheng-Lung Lee, Wei-Zen Chen</i>	

SESSION 10: B2L-A SAR-BASED HYBRID ADCS & TDC

A 12-ENOB SECOND-ORDER NOISE SHAPING SAR ADC WITH PVT-INSENSITIVE VOLTAGE-TIME-VOLTAGE CONVERTER	132
<i>Chih-Cheng Chen, Chih-Cheng Hsieh</i>	
AN INPUT-BUFFER EMBEDDING DUAL-RESIDUE PIPELINED-SAR ADC WITH NONBINARY CAPACITIVE INTERPOLATION	135
<i>Seung-Yong Lim, Raymond Mabilangan, Dong-Jin Chang, Young-Jae Cho, Michael Choi, Seung-Tak Ryu</i>	
A SINGLE-CHANNEL 1.75GS/S, 6-BIT FLASH-ASSISTED SAR ADC WITH SELF-ADAPTIVE TIMER AND ON-CHIP OFFSET CALIBRATION.....	138
<i>Yu-Sian Liao, Wei-Zen Chen</i>	
1.55MW 2GHZ ERBW 7B 800MS/S 3-STAGE PIPELINED SAR ADC IN 28NM CMOS USING A KICKBACK-CANCELLING 7T-DYNAMIC RESIDUE AMPLIFIER WITH ONLY 16FF INPUT CAPACITANCE	141
<i>Hyeonsik Kim, Seonkyung Kim, Jintae Kim</i>	
A 4.39PS, 1.5GS/S TIME-TO-DIGITAL CONVERTER WITH 4 \times PHASE INTERPOLATION TECHNIQUE AND A 2-D QUANTIZATION ARRAY	144
<i>Yongkuo Ma, Peiyuan Wan, Hongda Zhang, Zhi Wan, Xiaoyu Zhang, Xu Liu, Zhijie Chen</i>	

SESSION 11: B2L-B SECURITY & SIGNAL PROCESSING SOCS

A 1.18MW DOUBLE RATCHET CRYPTOGRAPHIC PROCESSOR WITH BACKWARD SECRECY FOR IOT DEVICES	147
<i>Sheng-Jung Yu, Yu-Chi Lee, Chia-Hsiang Yang</i>	
A 7GBPS (160, 80) NON-BINARY LDPC DECODER WITH DUAL-MESSAGE EMS ALGORITHM IN 22NM FINFET TECHNOLOGY	150
<i>Jeongwon Choe, Youngjoo Lee</i>	

A 0.46PJ/BIT ULTRALOW-POWER ENTROPY-PRESELECTION-BASED STRONG PUF WITH WORST-CASE BER6.7×10^{-6}.....	153
<i>Jiahao Liu, Yan Zhu, Chi-Hang Chan, Rui Paulo Martins</i>	

A 28.8MW ACCELERATOR IC FOR DARK CHANNEL PRIOR BASED BLIND IMAGE DEBLURRING	156
<i>Po-Shao Chen, Yen-Lung Chen, Yu-Chi Lee, Zih-Sing Fu, Chia-Hsiang Yang</i>	

SESSION 12: B2L-C HIGH-PERFORMANCE VCOS & PLLS

A 15.2-TO-18.2GHZ BALANCED DUAL-CORE INVERSE-CLASS-F VCO WITH Q-ENHANCED 2 ND -HARMONIC RESONANCE ACHIEVING 187-TO-188.1DBC/HZ FOM IN 28NM CMOS	159
<i>Xi Meng, Junqi Guo, Haoran Li, Jun Yin, Pui-In Mak, Rui P. Martins</i>	

A 196.2 DBC/HZ FOMT 16.8-TO-21.6 GHZ CLASS-F23 VCO WITH TRANSFORMER-BASED OPTIMAL Q-FACTOR TANK IN 65-NM CMOS	162
<i>Feifan Hong, Tianao Ding, Dixian Zhao</i>	

A 0.79–1.16-GHZ SYNTHESIZABLE FRACTIONAL-N PLL USING DTC-BASED MULTI-STAGE INJECTION WITH DITHERING-ASSISTED LOCAL SKEW CALIBRATION ACHIEVING -232.8-DB FOM _{REF}	165
<i>Zule Xu</i>	

A 3.7-TO-4.1GHZ NARROWBAND DIGITAL BANG-BANG PLL WITH A MULTITAPS LMS ALGORITHM TO AUTOMATICALLY CONTROL THE BANDWIDTH ACHIEVING 183FS INTEGRATED JITTER	168
<i>Mario Mercandelli, Luca Bertulesi, Carlo Samori, Salvatore Levantino</i>	

A 1.92GHZ-3.84GHZ 0.74PS-1.09PS-JITTER INDUCTOR-LESS INJECTION-LOCKED FREQUENCY SYNTHESIZER WITH AUTOMATIC FREQUENCY SELECTION AND TIMING ALIGNMENT	171
<i>Khoi T. Phan, Yue Chao, Howard C. Luong</i>	

SESSION 13: B2L-D IMAGERS & TOFS

A 7M-RANGE, 4.3MW/CH. ULTRASOUND ASIC WITH UNIVERSAL ENERGY RECYCLING TX FOR ALL-WEATHER METAMORPHIC ROBOTIC 3D VISION SYSTEM	174
<i>Han Wu, Miaolin Zhang, Jiaqi Guo, Zhichun Shao, Kian Ann Ng, Jiamin Li, Lian Zhang, Yilong Dong, Lihao Wu, Chne-Wuen Tsai, Benjamin Ho Yin Lee, Liwei Lin, Jerald Yoo</i>	

SELF-POWERED LIGHT SENSOR FOR SIMULTANEOUS INTENSITY-AND-DIRECTION SENSING AND MAXIMUM-ENERGY HARVESTING WITH SHARED PHOTODIODES	177
<i>Tai-Haur Kuo, Kuan-Yu Chen, Hsiao-Ping Lin, Shang-Jung Liu</i>	

AN INTEGRATED 8A PULSED VCSEL ARRAY DRIVER UNDER 12V SUPPLY WITH BUILT-IN PULSE MONITOR AND AUTOMATIC PEAK CURRENT CONTROL FOR DIRECT TIME-OF-FLIGHT APPLICATIONS.....	180
<i>Tao Xia, Xuefeng Chen, Yuwei Wang, Yuan Li, Yifan Wu, Lei Wang, Liujia Song, Shenglong Zhuo, Zhihong Lin, Patrick Yin Chiang</i>	

A 640×512 30μM PIXEL PITCH 1.8MK-NETD 90.1DB-SNR DIGITAL READ-OUT INTEGRATED CIRCUIT WITH FULLY ON-CHIP IMAGE ALGORITHM PIXEL-LEVEL CALIBRATION	183
<i>Yan Zeng, Shiheng Yang, Yueduo Liu, Zehao Li, Wengang Huang, Xiaozong Huang, Xiong Zhou, Jiaxin Liu, Qiang Li</i>	
A CROSS-CORRELATION-BASED TIME-OF-FLIGHT DESIGN FOR CHAOS LIDAR SYSTEMS	186
<i>Yi-Cheng Lin, Ping-Hsuan Hsieh, Jian-Lun Hong, Yu-Hsiang Lai, Jun-Da Chen, Fan-Yi Lin, Yuan-Hao Huang, Po-Chiun Huang</i>	
A 70MW INDIRECT TIME-OF-FLIGHT IMAGE SENSOR WITH DEPTH DYNAMIC RANGE ENHANCEMENT AND FIXED DEPTH NOISE COMPENSATION	189
<i>Canxing Piao, Yeonsoo Ahn, Donguk Kim, Jihoon Park, Jubin Kang, Minseok Shin, Kangbong Seo, Seong-Jin Kim, Jung-Hoon Chun, Jaehyuk Choi</i>	

SESSION 14: C1L-A PERFORMANCE ENHANCEMENT TECHNIQUES FOR OVERSAMPLED ADCS

CORRELATED DUAL-LOOP STURDY MASH CT $\Delta\Sigma$ ADC WITH INDIRECT SIGNAL FEEDFORWARD	192
<i>Beomsoo Park, Changsok Han, Nima Maghari</i>	
A HYBRID CONTINUOUS TIME INCREMENTAL AND SAR TWO-STEP ADC WITH 90.5DB DR OVER 1MHZ BW	195
<i>Yanchao Wang, Siladitya Dey, Tao He, Lukang Shi, Jiawei Zheng, Manjunath Kareppagoudr, Yi Zhang, Kazuki Sobue, Koichi Hamashita, Koji Tomioka, Gabor Temes</i>	
A 0.9V 0.022MM ² 103DB DR SWITCHED-CAPACITOR AUDIO DELTA-SIGMA MODULATOR USING INPUT-REFERRED KT/C NOISE REDUCTION TECHNIQUE.....	198
<i>Yong-Sik Kwak, Ho-Jin Kim, Kang-Ii Cho, Jun-Ho Boo, Gil-Cho Ahn</i>	
A SYNTHESIZABLE 0.0060MM ² VCO-BASED DELTA SIGMA MODULATOR WITH DIGITAL TRI-LEVEL FEEDBACK SCHEME	201
<i>Jue Wang, Zhenyu Yang, Jiawei Wang, Xu Cheng, Jun Han, Xiaoyang Zeng</i>	
A 4TH-ORDER CT I-DSM WITH DIGITAL NOISE COUPLING AND INPUT PRE-CONVERSION METHOD FOR INITIALIZATION	204
<i>Ye-Dam Kim, Jae-Hyun Chung, Kent Edrian Lozada, Dong-Jin Chang, Seung-Tak Ryu</i>	

SESSION 15: C1L-B SECURE & RESILIENT CIRCUITS

A CURRENT-INTEGRATED DIFFERENTIAL NAND-STRUCTURED PUF FOR STABLE AND V/T VARIATION-TOLERANT LOW-COST IOT SECURITY	207
<i>Jongmin Lee, Yoonmyung Lee</i>	
AN EFFICIENT AND RELIABLE NEGATIVE MARGIN TIMING ERROR DETECTION FOR NEURAL NETWORK ACCELERATOR WITHOUT ACCURACY LOSS IN 28NM CMOS	210
<i>Ziyu Li, Weiwei Shan, Chengjun Wu, Haitao Ge, Jun Yang</i>	
AN ADAPTIVE CLOCKING SYSTEM USING SUPPLY TRACKING CLOCK MODULATOR WITH BACKGROUND CALIBRATED SUPPLY-SENSITIVITY IN 28NM CMOS	213
<i>Dongin Kim, Seonghwan Cho</i>	

A FEEDBACK ARCHITECTURE OF HIGH SPEED TRUE RANDOM NUMBER GENERATOR BASED ON RING OSCILLATOR.....	216
<i>Xin Cheng, Haowen Zhu, Xinyi Xing, Yunfeng Zhang, Yongqiang Zhang, Guangjun Xie, Zhang Zhang</i>	

A ± 20 -PPM -50°C - 105°C 1- μA 32.768-KHZ CLOCK GENERATOR WITH A SYSTEM-HFXO-ASSISTED BACKGROUND CALIBRATION	219
<i>Chun-Yu Lin, Yu-Wei Huang, Tsung-Hsien Lin</i>	

SESSION 16: C1L-C HIGH-POWER & LOW-POWER RF TECHNIQUES

A 3-TO-78GHZ DIFFERENTIAL DISTRIBUTED AMPLIFIER WITH ULTRA- BALANCED ACTIVE BALUN AND GAIN BOOSTING TECHNIQUES IN 65-NM CMOS PROCESS	222
<i>Jincheng Zhang, Tianxiang Wu, Yong Chen, Junyan Ren, Shunli Ma</i>	

A 24-TO-32GHZ SERIES-DOHERTY PA WITH TWO-STEP IMPEDANCE INVERTING POWER COMBINER ACHIEVING 20.4DBM P_{SAT} AND 38%/34% PAE AT $PSAT/6\text{DB PBO}$ FOR 5G APPLICATIONS	225
<i>Masoud Pashaeifar, Anil K. Kumaran, Mohammadreza Beikmirza, Leo C. N. De Vreede, Morteza S. Alavi</i>	

0.6 V 8.1/0.2 μW ULTRA-LOW-POWER LOGARITHMIC POWER DETECTORS EMPLOYING SUBTHRESHOLD MOS TRANSISTORS	228
<i>Keun-Mok Kim, Hyun-Gi Seok, Jeong-Ii Seo, Kyung-Sik Choi, Sang-Gug Lee</i>	

A TWO-TONE WAKE-UP RECEIVER WITH AN ENVELOPE-DETECTOR-FIRST ARCHITECTURE USING ENVELOPE BIASING AND ACTIVE INDUCTOR LOAD ACHIEVING 41/33DB IN-BAND REJECTION TO CW/AM INTERFERENCE	231
<i>Dawei Ye, Yuting Tu, Wenjun Gong, Rongjin Xu, C. -J. Richard Shi</i>	

-17 DBM DIFFERENTIAL CHARGE PUMP EPC GEN2 UHF RFID DEMODULATOR FOR 9 DB RECEIVE SENSITIVITY BOOST	234
<i>Anand Savanth, Philex Fan, Sahan Gamage, Thanushree Achuthan, Fernando Garcia-Redondo</i>	

A 2.85MM ² RF TRANSCEIVER IN 40NM CMOS FOR IOT MICRO-HUB APPLICATIONS	237
<i>Zexue Liu, Yi Tan, Chen Xu, Heyi Li, Haoyun Jiang, Xinyu Bao, Dong Wang, Junhua Liu, Huailin Liao</i>	

SESSION 17: C1L-D HIGH PERFORMANCE MEMORY

A 21GB/S DUOBINARY TRANSCEIVER FOR GDDR INTERFACES WITH AN ADAPTIVE EQUALIZER.....	240
<i>Jae-Woo Park, Dongsuk Kang, Injae Park, Minsu Park, Xuefan Jin, Kyu-Dong Hwang, Dae-Han Kwon, Jung-Hoon Chun</i>	

A 24GB/S/PIN PAM-4 BUILT OUT TESTER CHIP ENABLING PAM-4 CHIPS TEST WITH NRZ INTERFACE ATE	243
<i>Hyungmin Jin, Jindo Byun, Hyunyeon Cho, Hojun Yoon, Jin-Hee Park, Kyoungsoo Kim, Youngdon Choi, Jung-Hwan Choi, Hyungjong Ko, Sang-Hyun Lee</i>	

ENERGY-EFFICIENT CHARGE SHARING-BASED 8T2C SRAM IN-MEMORY ACCELERATOR FOR BINARY NEURAL NETWORKS IN 28NM CMOS	246
<i>Hyunmyung Oh, Hyungjun Kim, Daehyun Ahn, Jihoon Park, Yulhwa Kim, Inhwan Lee, Jae-Joon Kim</i>	

A 16KB TRANSPOSE 6T SRAM IN-MEMORY-COMPUTING MACRO BASED ON ROBUST CHARGE-DOMAIN COMPUTING	249
<i>Jiahao Song, Yuan Wang, Xiyuan Tang, Runsheng Wang, Ru Huang</i>	

A HYBRID ZQ CALIBRATION DESIGN FOR HIGH-DENSITY FLASH MEMORY TOGGLE 5.0 HIGH-SPEED INTERFACE.....	252
<i>Tongsung Kim, Anil Kavala, Hyunsuk Kang, Youngmin Jo, Jungjune Park, Kyoungtae Kang, Byung-Kwan Chun, Dong-Ho Shin, Dong-Su Jang, Byunghoon Jeong, Chi-Weon Yoon, Jinyub Lee, Jai Hyuk Song</i>	

SESSION 18: C2L-A CLOCK GENERATION & ENVELOPE TRACKING

A 77 MHZ RELAXATION OSCILLATOR IN 5NM FINFET WITH 3NS TIE OVER 10K CYCLES AND $\pm 0.3\%$ THERMAL STABILITY USING FREQUENCY-ERROR FEEDBACK LOOP	254
<i>Nandish Mehta, Stephen Tell, Walker Turner, Lamar Tatro, Giant Goh, C. Thomas Gray</i>	

A 7.9-14.3GHZ -243.3DB FOM _T SUB-SAMPLING PLL WITH TRANSFORMER-BASED DUAL-MODE VCO IN 40NM CMOS.....	257
<i>Yizhuo Wang, Tenghao Zou, Bowen Chen, Shujiang Ji, Chao Zhang, Na Yan</i>	

A 3.2 GHZ 178FS _{RMS} JITTER INJECTION LOCKED CLOCK MULTIPLIER USING SUB-SAMPLING FTL AND DLL FOR IN-BAND NOISE IMPROVEMENT	260
<i>Dong-Hyun Yoon, Dong-Kyu Jung, Kiho Seong, Tae-Hyeok Eom, Jae-Soub Han, Ju Eon Kim, Tony Tae-Hyoung Kim, Kwang-Hyun Baek</i>	

A 2.7W AC-COUPLED HYBRID SUPPLY MODULATOR ACHIEVING 200MHZ ENVELOPE-TRACKING BANDWIDTH FOR 5G NEW RADIO POWER AMPLIFIER.....	263
<i>Peng Xu, Xueli Zhang, Peng Cao, Tingting Wei, Zhiguo Tong, Jiawei Xu, Zhiliang Hong</i>	

SESSION 19: C2L-B FPGA DESIGN FOR EMERGING APPLICATIONS

A COMPUTATIONALLY EFFICIENT, HARDWARE RE-CONFIGURABLE ARCHITECTURE FOR QRS DETECTION AND ECG AUTHENTICATION.....	266
<i>Weihong Yan, Yuxin Ji, Ce Ma, Lining Hu, Yang Zhao, Yongfu Li, Guoxing Wang, Yong Lian</i>	

FPGA-BASED ORDERED STATISTIC DECODING ARCHITECTURE FOR B5G/6G URLLC IIOT NETWORKS.....	268
<i>Changhyeon Kim, Dongyoung Rim, Jeongwon Choe, Dongyun Kam, Giyoon Park, Seokki Kim, Youngjoo Lee</i>	

A 139 FPS PIXEL-LEVEL PIPELINED BINOCULAR STEREO VISION ACCELERATOR WITH REGION-OPTIMIZED SEMI-GLOBAL MATCHING.....	271
<i>Pingcheng Dong, Zhuoao Li, Zhuoyu Chen, Ruoheng Yao, Huanshihong Deng, Wenyue Zhang, Yangyi Zhang, Lei Chen, Chao Wang, Fengwei An</i>	

MODELING ATTACK RESISTANT STRONG PUF EXPLOITING OBFUSCATED INTERCONNECTIONS WITH $< 0.83\%$ BIT-ERROR RATE.....	274
<i>Chongyao Xu, Jieyun Zhang, Man-Kay Law, Yang Jiang, Xiaojin Zhao, Pui-In Mak, Rui P. Martins</i>	

A 45.4X~221.2X LATENCY IMPROVEMENT OF SRP-5 CRYPTOGRAPHIC ENGINE FOR SMART GRID NETWORK.....	277
<i>Ya-Yun Hou, Shao-Peng Lai, Hung-Kun Chang, Yun-Wen Lu, Hsie-Chia Chang</i>	

SESSION 20: C2L-C EMERGING CIRCUITS & SYSTEMS FOR BIOMEDICAL APPLICATIONS

A 28.2 μ C NEUROMORPHIC SENSING SYSTEM FEATURING SNN-BASED NEAR-SENSOR COMPUTATION AND EVENT-DRIVEN BODY-CHANNEL COMMUNICATION FOR INSERTABLE CARDIAC MONITORING	280
<i>Yuming He, Federico Corradi, Chengyao Shi, Ming Ding, Martijn Timmermans, Jan Stuijt, Pieter Harpe, Ilja Ocket, Yao-Hong Liu</i>	
A 99.5DB-DR 5KHZ-BW CLOSED-LOOP NEURAL-RECORDING IC BASED ON CONTINUOUS-TIME DYNAMIC-ZOOM $\Delta\Sigma$ ADC WITH AUTOMATIC AFE-GAIN CONTROL	283
<i>Yoon-tae Jung, Soon-Jae Kweon, Hyuntak Jeon, Taeju Lee, Injun Choi, Kyeongwon Jeong, Mi Kyung Kim, Hyunjoo Jenny Lee, Sohmyung Ha, Minkyu Je</i>	
A NEURAL STIMULATION IC BASED ON A RECONFIGURABLE CURRENT DAC WITH IN-SITU NEURAL RECORDING FUNCTION FOR COCHLEAR IMPLANT SYSTEMS.....	286
<i>Woojin Ahn, Doohee Kim, Jonghyeok Park, Jeong Hoan Park, Taeju Lee, Kyeongwon Jeong, Kyou Sik Min, Hoseung Lee, Minkyu Je</i>	
AN 8.7 μ J/CLASS. FFT ACCELERATOR AND DNN-BASED CONFIGURABLE SOC FOR MULTI-CLASS CHRONIC NEUROLOGICAL DISORDER DETECTION.....	289
<i>Zain Taufique, Bingzhao Zhu, Gianluca Coppola, Mahsa Shoaran, Wala Saadeh, Muhammad Awais Bin Altaf</i>	
A WIRELESSLY-POWERED 10MBPS 46-PJ/B BODY CHANNEL COMMUNICATION SYSTEM WITH 45% PCE MULTI-STAGE AND MULTI-SOURCE RECTIFIER FOR NEURAL INTERFACE APPLICATIONS	292
<i>Byeongseol Kim, Beomjin Yuk, Joonsung Bae</i>	

SESSION 21: C2L-D WIRELINE TRANSCEIVER TECHNIQUES

A 56-GB/S PAM-4 OPTICAL TRANSCEIVER WITH NONLINEAR FFE FOR VCSEL DRIVER IN 40NM CMOS	295
<i>Pen-Jui Peng, Hsiang-En Huang, Wei-Chien Huang, Po-Lin Lee, Ming-Wei Lin, Ying-Zong Juang, Sheng-Hsiang Tseng</i>	
A 1.68-23.2 GB/S REFERENCE-LESS HALF-RATE RECEIVER WITH AN ISI-TOLERANT UNLIMITED RANGE FREQUENCY DETECTOR.....	298
<i>Yu-Ping Huang, Yi-Wei Chang, Wei-Zen Chen</i>	
A 48 GB/S PAM4 RECEIVER WITH BAUD-RATE PHASE-DETECTOR FOR MULTI-LEVEL SIGNAL MODULATION IN 40 NM CMOS.....	300
<i>Kwangho Lee, Woosong Jung, Haram Ju, Jinhung Lee, Deog-Kyoon Jeong</i>	
A 64 GB/S 2.09 PJ/B PAM-4 VCSEL TRANSMITTER WITH BANDWIDTH EXTENSION TECHNIQUES IN 40 NM CMOS	303
<i>Hyunrok Do, Jung-Woo Sull, Seunghyun Lee, Kwangho Lee, Deog-Kyoon Jeong</i>	

Author Index