

# **2021 IEEE International Integrated Reliability Workshop (IIRW 2021)**

**South Lake Tahoe, California, USA  
4-28 October 2021**



**IEEE Catalog Number: CFP21IRW-POD  
ISBN: 978-1-6654-1795-2**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21IRW-POD
ISBN (Print-On-Demand):	978-1-6654-1795-2
ISBN (Online):	978-1-6654-1794-5
ISSN:	1930-8841

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# IIRW 2021 Table of Contents

<b>IIRW 2021 Committees</b> .....	v
<b>IIRW 2021 Program Schedule</b> .....	vii
<b>Call for Papers</b> .....	xv
<b>Foreword</b> .....	xvi
<b>Keynote</b> .....	xvii
<b>Summary of Invited Talks</b> .....	xviii

## Technical Papers

<b>Reliable Processing in Flash with High Temperature</b> .....	1
<i>Muhammed Ceylan Morgul, Mohammad Nazmus Sakib and Mircea Stan</i>	
<b>Performances and Trade-offs of Low-Bit Precision Neural Networks based on Resistive Memories</b> .....	7
<i>Tommaso Zanotti, Francesco Maria Puglisi and Paolo Pavan</i>	
<b>Tackling the Low Conductance State Drift through Incremental Reset and Verify in RRAM arrays</b> .....	12
<i>Andrea Baroni, Cristian Zambelli, Piero Olivo, Eduardo Pérez, Christian Wenger and Daniele Ielmini</i>	
<b>Shear stress effects on the device characteristics determined with indentation testing</b> .....	17
<i>Simon Schlipf, André Clausner, Jens Paul, Simone Capecchi and Ehrenfried Zschech</i>	
<b>Reliability Evaluations of SiCr Resistors in BCD IC Technologies</b> .....	23
<i>Matthew Ring, Kevin Stewart, Rick Jerome and Jeff Gambino</i>	
<b>Channel Length Dependence of PBTI in High-k First RMG Gate Stack Integration Scheme</b> .....	29
<i>Narendra Parihar, Goutham Arutchelvan, Jacopo Franco, Sylvain Baudot, Ann Opedebeeck, Steven Demuyneck, Hiroaki Arimura, LarsÅke Ragnarsson, Jerome Mitard, Vincent De Heyn and Abdelkarim Mercha</i>	
<b>RF small-signal modeling of HCI degradation in FDSOI NMOSFET using BSIM-IMG</b> .....	33
<i>Fabio Alberto Velarde Gonzalez, André Lange, Talha Chohan and Thomas Mikolajick</i>	
<b>Correction to Faulty Traditional Unintentionally Bayesian Formula for Device Reliability Estimation</b> .....	38
<i>Charles Recchia, Mark Bachman, Peter Ersland and Joseph Merola</i>	
<b>Reliability and Stability of MEMS Microheaters for Gas Sensors</b> .....	41
<i>Lado Filipovic</i>	
<b>Reliability characterization of plasma induced charging damage (PID) for MOS transistors of a silicon on insulator (SOI) process using product relevant test structures and fWLR methods</b> .....	51
<i>Andreas Martin, Angelika Kamp and Johannes Berger</i>	
<b>Antenna effect in 65nm NMOS devices with 9.5nm thick HfOx gate dielectric</b> .....	57
<i>Gaspard Hiblot, Barry Osullivan, Nicolo Ronchi and Kaustuv Banerjee</i>	

<b>Relation of PID well to gate antenna charging effects .....</b>	<b>61</b>
<i>Daniel Beckmeier and Matt Ring</i>	
<b>Model for the Bipolar Amplification Effect .....</b>	<b>67</b>
<i>James Ashton, Stephen Moxim, Ashton Purcell, Patrick Lenahan and Jason Ryan</i>	
<b>Understanding the Reliability of Ferroelectric Tunnel Junction Operations using an Advanced Small-Signal Model .....</b>	<b>71</b>
<i>Lorenzo Benatti and Francesco Maria Puglisi</i>	
<b>Understanding the Initial Stages of Time Dependent Dielectric Breakdown in Si/SiO<sub>2</sub> MOSFETs Utilizing EDMR and NZFMR .....</b>	<b>77</b>
<i>Fedor Sharov, Stephen Moxim, David Hughart, Gaddi Haase and Patrick Lenahan</i>	
 <b>Poster Presentations</b>	
<b>Impact of Lorentz Force on Atomic Flux During Electromigration .....</b>	<b>82</b>
<i>Rao R. Morusupalli, David L. Littlefield and Willam D. Nix</i>	
<b>ReliaVision: In-circuit transistor reliability investigation using XML-based technology reliability information in PDKs .....</b>	<b>86</b>
<i>Lukas Hahne, Fabio A. Velarde G., André Lange, Christoph Sohrmann, Daniel Wetzel and Sonja Crocoll</i>	
<b>Bipolar AC Stress Studies in SiC MOSFETs .....</b>	<b>90</b>
<i>Amartya Ghosh, Osama Awadelkarim and Jifa Hao</i>	
<b>Constant Electric Field Study of Time Dependent Dielectric Breakdown in a Low-k Interlevel Dielectric .....</b>	<b>94</b>
<i>Ross Pareis and Jim Lloyd</i>	