

# **2021 IEEE/ACM International Conference on Computer Aided Design (ICCAD 2021)**

**Munich, Germany  
1-4 November 2021**

**Pages 1-630**



**IEEE Catalog Number: CFP21CAD-POD  
ISBN: 978-1-6654-4508-5**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21CAD-POD
ISBN (Print-On-Demand):	978-1-6654-4508-5
ISBN (Online):	978-1-6654-4507-8
ISSN:	1933-7760

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<b>RL-GUIDED RUNTIME-CONSTRAINED HEURISTIC EXPLORATION FOR LOGIC SYNTHESIS</b> .....	1
<i>Yasasvi V. Peruvemba; Shubham Rai; Kapil Ahuja; Akash Kumar</i>	
<b>FLOWTUNER: A MULTI-STAGE EDA FLOW TUNER EXPLOITING PARAMETER KNOWLEDGE TRANSFER</b> .....	10
<i>Rongjian Liang; Jinwook Jung; Hua Xiang; Lakshmi Reddy; Alexey Lvov; Jiang Hu; Gi-Joon Nam</i>	
<b>AMF-PLACER: HIGH-PERFORMANCE ANALYTICAL MIXED-SIZE PLACER FOR FPGA</b> .....	19
<i>Tingyuan Liang; Gengjie Chen; Jieru Zhao; Sharad Sinha; Wei Zhang</i>	
<b>BIT-TRANSFORMER: TRANSFORMING BIT-LEVEL SPARSITY INTO HIGHER PERFORMANCE IN RERAM-BASED ACCELERATOR</b> .....	28
<i>Fangxin Liu; Wenbo Zhao; Zhezhi He; Zongwu Wang; Yilong Zhao; Yongbiao Chen; Li Jiang</i>	
<b>SSR: A SKELETON-BASED SYNTHESIS FLOW FOR HYBRID PROCESSING-IN-RRAM MODES</b> .....	37
<i>Feng Wang; Guangyu Sun; Guojie Luo</i>	
<b>ROUTABILITY-DRIVEN GLOBAL PLACER TARGET ON REMOVING GLOBAL AND LOCAL CONGESTION FOR VLSI DESIGNS</b> .....	46
<i>Jai-Ming Lin; Chung-Wei Huang; Liang-Chi Zane; Min-Chia Tsai; Che-Li Lin; Chen-Fa Tsai</i>	
<b>ACCELERATION METHOD FOR LEARNING FINE-LAYERED OPTICAL NEURAL NETWORKS</b> .....	54
<i>Kazuo Aoyama; Hiroshi Sawada</i>	
<b>AN OPTIMAL ALGORITHM FOR SPLITTER AND BUFFER INSERTION IN ADIABATIC QUANTUM-FLUX-PARAMETRON CIRCUITS</b> .....	63
<i>Chao-Yuan Huang; Yi-Chen Chang; Ming-Jer Tsai; Tsung-Yi Ho</i>	
<b>DAPA: A DATAFLOW-AWARE ANALYTICAL PLACEMENT ALGORITHM FOR MODERN MIXED-SIZE CIRCUIT DESIGNS</b> .....	71
<i>Jai-Ming Lin; Wei-Fan Huang; Yao-Chieh Chen; Yi-Ting Wang; Po-Wen Wang</i>	
<b>LOWER VOLTAGE FOR HIGHER SECURITY: USING VOLTAGE OVERSCALING TO SECURE DEEP NEURAL NETWORKS</b> .....	79
<i>Shohidul Islam; Ihsen Alouani; Khaled N. Khasawneh</i>	
<b>OPTIMIZED DATA REUSE VIA REORDERING FOR SPARSE MATRIX-VECTOR MULTIPLICATION ON FPGAS</b> .....	88
<i>Shiqing Li; Di Liu; Weichen Liu</i>	
<b>STARFISH: AN EFFICIENT P&amp;R CO-OPTIMIZATION ENGINE WITH A*-BASED PARTIAL REROUTING</b> .....	97
<i>Fangzhou Wang; Lixin Liu; Jingsong Chen; Jinwei Liu; Xinshi Zang; Martin D. F. Wong</i>	
<b>UNTANGLE: UNLOCKING ROUTING AND LOGIC OBFUSCATION USING GRAPH NEURAL NETWORKS-BASED LINK PREDICTION</b> .....	106
<i>Lilas Alrahis; Sawik Patnaik; Muhammad Abdullah Hanif; Muhammad Shafique; Ozgur Sinanoglu</i>	
<b>DEMYSTIFYING THE CHARACTERISTICS OF HIGH BANDWIDTH MEMORY FOR REAL-TIME SYSTEMS</b> .....	115
<i>Kazi Asifuzzaman; Mohamed Abuelala; Mohamed Hassan; Francisco J. Cazorla</i>	
<b>GPU OVERDRIVE FAULT ATTACKS ON NEURAL NETWORKS</b> .....	124
<i>Majid Sabbagh; Yunsi Fei; David Kaeli</i>	
<b>A HIGH-PERFORMANCE ACCELERATOR FOR SUPER-RESOLUTION PROCESSING ON EMBEDDED GPU</b> .....	132
<i>Wenqian Zhao; Qi Sun; Yang Bai; Wenbo Li; Haisheng Zheng; Bei Yu; Martin D. F. Wong</i>	
<b>OPENSAR: AN OPEN SOURCE AUTOMATED END-TO-END SAR ADC COMPILER</b> .....	141
<i>Mingjie Liu; Xiyuan Tang; Keren Zhu; Hao Chen; Nan Sun; David Z. Pan</i>	
<b>A FRAMEWORK FOR AREA-EFFICIENT MULTI-TASK BERT EXECUTION ON RERAM-BASED ACCELERATORS</b> .....	150
<i>Myeonggu Kang; Hyein Shin; Jaekang Shin; Lee-Sup Kim</i>	
<b>A CONVERGENCE MONITORING METHOD FOR DNN TRAINING OF ON-DEVICE TASK ADAPTATION</b> .....	159
<i>Seungkyu Choi; Jaekang Shin; Lee-Sup Kim</i>	
<b>A UNIFIED FRAMEWORK FOR LAYOUT PATTERN ANALYSIS WITH DEEP CAUSAL ESTIMATION</b> .....	168
<i>Ran Chen; Shoubu Hu; Zhitang Chen; Shengyu Zhu; Bei Yu; Pengyun Li; Cheng Chen; Yu Huang; Jianye Hao</i>	
<b>ANALYTICAL MODELING OF TRANSIENT ELECTROMIGRATION STRESS BASED ON BOUNDARY REFLECTIONS</b> .....	177
<i>Mohammad Abdullah Al Shohel; Vidya A. Chhabria; Nestor Evmorfopoulos; Sachin S. Sapatnekar</i>	
<b>CNN-CAP: EFFECTIVE CONVOLUTIONAL NEURAL NETWORK BASED CAPACITANCE MODELS FOR FULL-CHIP PARASITIC EXTRACTION</b> .....	185
<i>Dingcheng Yang; Wenjian Yu; Yuanbo Guo; Wenjie Liang</i>	
<b>AUTOMATED RUNTIME-AWARE SCHEDULING FOR MULTI-TENANT DNN INFERENCE ON GPU</b> .....	194
<i>Fuxun Yu; Shawn Bray; Di Wang; Longfei Shanguan; Xulong Tang; Chenchen Liu; Xiang Chen</i>	
<b>G-COS: GNN-ACCELERATOR CO-SEARCH TOWARDS BOTH BETTER ACCURACY AND EFFICIENCY</b> .....	203
<i>Yongan Zhang; Haoran You; Yonggan Fu; Tong Geng; Ang Li; Yingyan Lin</i>	

<b>MULTI-OBJECTIVE OPTIMIZATION OF RERAM CROSSBARS FOR ROBUST DNN INFERENCE UNDER STOCHASTIC NOISE</b> .....	212
<i>Xiaoxuan Yang; Syrine Belakaria; Bires Kumar Joardar; Huanrui Yang; Janardhan Rao Doppa; Partha Pratim Pande; Krishnendu Chakrabarty; Hai Helen Li</i>	
<b>HOTSPOT DETECTION VIA MULTI-TASK LEARNING AND TRANSFORMER ENCODER</b> .....	221
<i>Binwu Zhu; Ran Chen; Xinyun Zhang; Fan Yang; Xuan Zeng; Bei Yu; Martin D. F. Wong</i>	
<b>STEALING NEURAL NETWORK MODELS THROUGH THE SCAN CHAIN: A NEW THREAT FOR ML HARDWARE</b> .....	229
<i>Seetal Potluri; Aydin Aysu</i>	
<b>IMPROVING INTER-KERNEL DATA REUSE WITH CTA-PAGE COORDINATION IN GPGPU</b> .....	237
<i>Xuanyi Li; Chen Li; Yang Guo; Rachata Ausavarungnirun</i>	
<b>RELATIVE-SCHEDULING-BASED HIGH-LEVEL SYNTHESIS FOR FLOW-BASED MICROFLUIDIC BIOCHIPS</b> .....	246
<i>Fangda Zuo; Mengchu Li; Tsun-Ming Tseng; Tsung-Yi Ho; Ulf Schlichtmann</i>	
<b>MANUFACTURING CYCLE-TIME OPTIMIZATION USING GAUSSIAN DRYING MODEL FOR INKJET-PRINTED ELECTRONICS</b> .....	255
<i>Tsun-Ming Tseng; Meng Lian; Mengchu Li; Philipp Rinklin; Leroy Grob; Bernhard Wolfrum; Ulf Schlichtmann</i>	
<b>A ROW-BASED ALGORITHM FOR NON-INTEGGER MULTIPLE-CELL-HEIGHT PLACEMENT</b> .....	263
<i>Zih-Yao Lin; Yao-Wen Chang</i>	
<b>TIME-DIVISION MULTIPLEXING BASED SYSTEM-LEVEL FPGA ROUTING</b> .....	269
<i>Wei-Kai Liu; Ming-Hung Chen; Chia-Ming Chang; Chen-Chia Chang; Yao-Wen Chang</i>	
<b>ON-CHIP OPTICAL ROUTING WITH WAVEGUIDE MATCHING CONSTRAINTS</b> .....	275
<i>F.-Y. Chuang; Y.-W. Chang</i>	
<b>ENHANCED FAST BOOLEAN MATCHING BASED ON SENSITIVITY SIGNATURES PRUNING</b> .....	281
<i>Jiaxi Zhang; Liwei Ni; Shenggen Zheng; Hao Liu; Xiangfu Zou; Feng Wang; Guojie Luo</i>	
<b>TOPRO: A TOPOLOGY PROJECTOR AND WAVEGUIDE ROUTER FOR WAVELENGTH-ROUTED OPTICAL NETWORKS-ON-CHIP</b> .....	290
<i>Zhidan Zheng; Mengchu Li; Tsun-Ming Tseng; Ulf Schlichtmann</i>	
<b>COMPATIBLE EQUIVALENCE CHECKING OF X-VALUED CIRCUITS</b> .....	299
<i>Yu-Neng Wang; Yun-Rong Luo; Po-Chun Chien; Ping-Lun Wang; Hao-Ren Wang; Wan-Hsuan Lin; Jie-Hong Roland Jiang; Chung-Yang Ric Huang</i>	
<b>HETEROCPPR: ACCELERATING COMMON PATH PESSIMISM REMOVAL WITH HETEROGENEOUS CPU-GPU PARALLELISM</b> .....	308
<i>Zizheng Guo; Tsung-Wei Huang; Yibo Lin</i>	
<b>EARLY VALIDATION OF SOCS SECURITY ARCHITECTURE AGAINST TIMING FLOWS USING SYSTEMC-BASED VPS</b> .....	317
<i>Mehran Goli; Rolf Drechsler</i>	
<b>EXPLORING PHYSICAL SYNTHESIS FOR CIRCUITS BASED ON EMERGING RECONFIGURABLE NANOTECHNOLOGIES</b> .....	325
<i>Andreas Krinke; Shubham Rai; Akash Kumar; Jens Lienig</i>	
<b>ENGINEERING AN EFFICIENT BOOLEAN FUNCTIONAL SYNTHESIS ENGINE</b> .....	334
<i>Priyanka Golia; Friedrich Slivovsky; Subhjit Roy; Kuldeep S. Meel</i>	
<b>PGRASS-SOLVER: A PARALLEL ITERATIVE SOLVER FOR SCALABLE POWER GRID ANALYSIS BASED ON GRAPH SPECTRAL SPARSIFICATION</b> .....	343
<i>Zhiqiang Liu; Wenjian Yu</i>	
<b>A HYBRID FPGA-ASIC DELAYED FEEDBACK RESERVOIR SYSTEM TO ENABLE SPECTRUM SENSING/SHARING FOR LOW POWER IOT DEVICES: ICCAD SPECIAL SESSION PAPER</b> .....	352
<i>Osaze Shears; Kangjun Bai; Lingjia Liu; Yang Yi</i>	
<b>DARE: DROPLAYER-AWARE MANYCORE RERAM ARCHITECTURE FOR TRAINING GRAPH NEURAL NETWORKS</b> .....	361
<i>Aqeeb Iqbal Arka; Bires Kumar Joardar; Janardhan Rao Doppa; Partha Pratim Pande; Krishnendu Chakrabarty</i>	
<b>FROM SPECIFICATION TO TOPOLOGY: AUTOMATIC POWER CONVERTER DESIGN VIA REINFORCEMENT LEARNING</b> .....	370
<i>Shaoze Fan; Ningyuan Cao; Shun Zhang; Jing Li; Xiaoxiao Guo; Xin Zhang</i>	
<b>2021 ICCAD CAD CONTEST PROBLEM B: ROUTING WITH CELL MOVEMENT ADVANCED: INVITED PAPER</b> .....	379
<i>Kai-Shun Hu; Tao-Chun Yu; Ming-Jen Yang; Chin-Fang Cindy Shen</i>	
<b>EXPLORING EFFPGA-BASED REDACTION FOR IP PROTECTION</b> .....	384
<i>Jitendra Bhandari; Abdul Khader Thalakkattu Moosa; Benjamin Tan; Christian Pilato; Ganesh Gore; Xifan Tang; Scott Temple; Pierre-Emmanuel Gaillardon; Ramesh Karri</i>	
<b>HYBRID ANALOG-DIGITAL IN-MEMORY COMPUTING</b> .....	393
<i>Muhammad Rashedul Haq Rashed; Sumit Kumar Jha; Rickard Ewetz</i>	
<b>SCALEDNN: DATA MOVEMENT AWARE DNN TRAINING ON MULTI-GPU</b> .....	402
<i>Weizheng Xu; Ashutosh Patnaik; Geng Yuan; Yanzhi Wang; Youtao Zhang; Xulong Tang</i>	
<b>AN OCV-AWARE CLOCK TREE SYNTHESIS METHODOLOGY</b> .....	411
<i>Necati Uysal; Rickard Ewetz</i>	
<b>BEGAN: POWER GRID BENCHMARK GENERATION USING A PROCESS-PORTABLE GAN-BASED METHODOLOGY</b> .....	420
<i>Vidya A. Chhabria; Kishor Kunal; Masoud Zabihi; Sachin S. Sapatnekar</i>	

<b>SAMPLING-BASED APPROXIMATE LOGIC SYNTHESIS: AN EXPLAINABLE MACHINE LEARNING APPROACH</b> .....	428
<i>Wei Zeng; Azadeh Davoodi; Rasit Onur Topaloglu</i>	
<b>GENERALIZABLE CROSS-GRAPH EMBEDDING FOR GNN-BASED CONGESTION PREDICTION</b> .....	437
<i>Amur Ghose; Vincent Zhang; Yingxue Zhang; Dong Li; Wulong Liu; Mark Coates</i>	
<b>A DESIGN FLOW FOR MAPPING SPIKING NEURAL NETWORKS TO MANY-CORE NEUROMORPHIC HARDWARE</b> .....	446
<i>Shihao Song; M. Lakshmi Varshika; Anup Das; Nagarajan Kandasamy</i>	
<b>BOOM-EXPLORER: RISC-V BOOM MICROARCHITECTURE DESIGN SPACE EXPLORATION FRAMEWORK</b> .....	455
<i>Chen Bai; Qi Sun; Jianwang Zhai; Yuzhe Ma; Bei Yu; Martin D. F. Wong</i>	
<b>HYPERSE: SPECTRAL HYPERGRAPH COARSENING VIA FLOW-BASED LOCAL CLUSTERING</b> .....	464
<i>Ali Aghdaei; Zhiqiang Zhao; Zhuo Feng</i>	
<b>A GENERAL HARDWARE AND SOFTWARE CO-DESIGN FRAMEWORK FOR ENERGY-EFFICIENT EDGE AI</b> .....	473
<i>Nithilan Kannappan Jayakodi; Janardhan Rao Doppa; Partha Pratim Pande</i>	
<b>REIGNN: STATE REGISTER IDENTIFICATION USING GRAPH NEURAL NETWORKS FOR CIRCUIT REVERSE ENGINEERING</b> .....	480
<i>Subhajit Dutta Chowdhury; Kaixin Yang; Pierluigi Nuzzo</i>	
<b>ICCAD SPECIAL SESSION PAPER: QUANTUM VARIATIONAL METHODS FOR QUANTUM APPLICATIONS</b> .....	489
<i>Shouvanik Chakrabarti; Xuchen You; Xiaodi Wu</i>	
<b>A NOVEL CLOCK TREE AWARE PLACEMENT METHODOLOGY FOR SINGLE FLUX QUANTUM (SFQ) LOGIC CIRCUITS</b> .....	496
<i>Ching-Cheng Wang; Wai-Kei Mak</i>	
<b>GRAPHLILY: ACCELERATING GRAPH LINEAR ALGEBRA ON HBM-EQUIPPED FPGAS</b> .....	505
<i>Yuwei Hu; Yixiao Du; Ecenur Ustun; Zhiru Zhang</i>	
<b>MORE<sup>2</sup>: MORPHABLE ENCRYPTION AND ENCODING FOR SECURE NVM</b> .....	514
<i>Wei Zhao; Dan Feng; Yu Hua; Wei Tong; Jingning Liu; Jie Xu; Chunyan Li; Gaoxiang Xu; Yiran Chen</i>	
<b>HETEROGENEOUS MANYCORE ARCHITECTURES ENABLED BY PROCESSING-IN-MEMORY FOR DEEP LEARNING: FROM CNNs TO GNNs: (ICCAD SPECIAL SESSION PAPER)</b> .....	522
<i>Biresh Kumar Joardar; Aqeeb Iqbal Arka; Janardhan Rao Doppa; Partha Pratim Pande; Hai Li; Krishnendu Chakrabarty</i>	
<b>DEEPPFREEZE: COLD BOOT ATTACKS AND HIGH FIDELITY MODEL RECOVERY ON COMMERCIAL EDGEML DEVICE</b> .....	529
<i>Yoo-Seung Won; Soham Chatterjee; Dirmanto Jap; Arindam Basu; Shivam Bhasin</i>	
<b>O-HAS: OPTICAL HARDWARE ACCELERATOR SEARCH FOR BOOSTING BOTH ACCELERATION PERFORMANCE AND DEVELOPMENT SPEED</b> .....	538
<i>Mengquan Li; Zhongzhi Yu; Yongan Zhang; Yonggan Fu; Yingyan Lin</i>	
<b>MACHINE LEARNING-BASED TEST PATTERN GENERATION FOR NEUROMORPHIC CHIPS</b> .....	547
<i>Hsiao-Yin Tseng; I-Wei Chiu; Mu-Ting Wu; James Chien-Mo Li</i>	
<b>CROSSBAR BASED PROCESSING IN MEMORY ACCELERATOR ARCHITECTURE FOR GRAPH CONVOLUTIONAL NETWORKS</b> .....	554
<i>Nagadastagirri Challapalle; Karthik Swaminathan; Nandhini Chandramoorthy; Vijaykrishnan Narayanan</i>	
<b>A CIRCUIT-BASED SAT SOLVER FOR LOGIC SYNTHESIS</b> .....	563
<i>He-Teng Zhang; Jie-Hong R. Jiang; Alan Mishchenko</i>	
<b>2021 ICCAD CAD CONTEST PROBLEM C: GPU ACCELERATED LOGIC REWRITING</b> .....	569
<i>Ghaseem Pasandi; Sreedhar Pratty; David Brown; Yangqing Zhang; Haoxing Ren; Bruce Khailany</i>	
<b>FEDSWAP: A FEDERATED LEARNING BASED 5G DECENTRALIZED DYNAMIC SPECTRUM ACCESS SYSTEM</b> .....	575
<i>Zhihui Gao; Ang Li; Yunfan Gao; Bing Li; Yu Wang; Yiran Chen</i>	
<b>CORLD: IN-STREAM CORRELATION MANIPULATION FOR LOW-DISCREPANCY STOCHASTIC COMPUTING</b> .....	581
<i>Sina Asadi; M. Hassan Najafi; Mohsen Imani</i>	
<b>OPTIMIZING VLSI IMPLEMENTATION WITH REINFORCEMENT LEARNING - ICCAD SPECIAL SESSION PAPER</b> .....	590
<i>Haoxing Ren; Saad Godil; Bruce Khailany; Robert Kirby; Haiguang Liao; Siddhartha Nath; Jonathan Raiman; Rajarshi Roy</i>	
<b>GAMER: GPU ACCELERATED MAZE ROUTING</b> .....	596
<i>Shiju Lin; Jinwei Liu; Martin D. F. Wong</i>	
<b>RELIABLE MEMRISTOR-BASED NEUROMORPHIC DESIGN USING VARIATION- AND DEFECT-AWARE TRAINING</b> .....	604
<i>Di Gaol; Grace Li Zhang; Xunzhao Yin; Bing Li; Ulf Schlichtmann; Cheng Zhuo</i>	
<b>AUTOMATIC ROUTABILITY PREDICTOR DEVELOPMENT USING NEURAL ARCHITECTURE SEARCH</b> .....	613
<i>Chen-Chia Chang; Jingyu Pan; Tunhou Zhang; Zhiyao Xie; Jiang Hu; Weiye Qi; Chun-Wei Lin; Rongjian Liang; Joydeep Mitra; Elias Fallon; Yiran Chen</i>	
<b>AN AREA-EFFICIENT SCANNABLE IN SITU TIMING ERROR DETECTION TECHNIQUE FEATURING LOW TEST OVERHEAD FOR RESILIENT CIRCUITS</b> .....	622
<i>Hao Zhang; Weifeng He; Yanan Sun; Mingoo Seok</i>	

<b>BRAIN-INSPIRED COMPUTING: ADVENTURE FROM BEYOND CMOS TECHNOLOGIES TO BEYOND VON NEUMANN ARCHITECTURES - ICCAD SPECIAL SESSION PAPER</b> .....	631
<i>Hussam Amrouch; Jian-Jia Chen; Kaushik Roy; Yuan Xie; Indranil Chakraborty; Wenqin Huangfu; Ling Liang; Fengbin Tu; Cheng Wang; Mikail Yayla</i>	
<b>AKER: A DESIGN AND VERIFICATION FRAMEWORK FOR SAFE AND SECURE SOC ACCESS CONTROL</b> .....	640
<i>Francesco Restuccia; Andres Meza; Ryan Kastner</i>	
<b>DEFERRED DROPOUT: AN ALGORITHM-HARDWARE CO-DESIGN DNN TRAINING METHOD PROVISIONING CONSISTENT HIGH ACTIVATION SPARSITY</b> .....	649
<i>Kangkyyu Park; Yunki Han; Lee-Sup Kim</i>	
<b>AUTOGTCO: GRAPH AND TENSOR CO-OPTIMIZE FOR IMAGE RECOGNITION WITH TRANSFORMERS ON GPU</b> .....	658
<i>Yang Bai; Xufeng Yao; Qi Sun; Bei Yu</i>	
<b>2021 CAD CONTEST PROBLEM A: FUNCTIONAL ECO WITH BEHAVIORAL CHANGE GUIDANCE - INVITED PAPER</b> .....	667
<i>Yen-Chun Fang; Shao-Lun Huang; Chi-An Wu; Chung-Han Chou; Chih-Jen Hsu; Woeitzy Jong; Kei-Yong Khoo</i>	
<b>DALTA: A DECOMPOSITION-BASED APPROXIMATE LOOKUP TABLE ARCHITECTURE</b> .....	673
<i>Chang Meng; Zhiyuan Xiang; Niyiqiu Liu; Yixuan Hu; Jiahao Song; Runsheng Wang; Ru Huang; Weikang Qian</i>	
<b>WHEN WAFER FAILURE PATTERN CLASSIFICATION MEETS FEW-SHOT LEARNING AND SELF-SUPERVISED LEARNING</b> .....	681
<i>Hao Geng; Fan Yang; Xuan Zeng; Bei Yu</i>	
<b>QUANTUM MACHINE LEARNING FOR FINANCE: ICCAD SPECIAL SESSION PAPER</b> .....	689
<i>Marco Pistoia; Syed Farhan Ahmad; Akshay Ajagekar; Alexander Buts; Shouvanik Chakrabarti; Dylan Herman; Shaohan Hu; Andrew Jena; Pierre Minssen; Pradeep Niroula; Arthur Rattew; Yue Sun; Romina Yalovetzky</i>	
<b>POLYHEDRAL-BASED PIPELINING OF IMPERFECTLY-NESTED LOOP FOR CGRAS</b> .....	698
<i>Dajiang Liu; Ting Liu; Xingyu Mo; Jiaying Shang; Shouyi Yin</i>	
<b>REREC: IN-RERAM ACCELERATION WITH ACCESS-AWARE MAPPING FOR PERSONALIZED RECOMMENDATION</b> .....	707
<i>Yitu Wang; Zhenhua Zhu; Fan Chen; Mingyuan Ma; Guohao Dai; Yu Wang; Hai Li; Yiran Chen</i>	
<b>FEEDBACK-GUIDED CIRCUIT STRUCTURE MUTATION FOR TESTING HARDWARE MODEL CHECKERS</b> .....	716
<i>Chengyu Zhang; Minquan Sun; Jianwen Li; Ting Su; Geguang Pu</i>	
<b>ALGORITHM AND HARDWARE CO-DESIGN FOR DEEP LEARNING-POWERED CHANNEL DECODER: A CASE STUDY</b> .....	725
<i>Boyang Zhang; Yang Sui; Lingyi Huang; Siyu Liao; Chunhua Deng; Bo Yuan</i>	
<b>PERFORMANCE-AWARE COMMON-CENTROID PLACEMENT AND ROUTING OF TRANSISTOR ARRAYS IN ANALOG CIRCUITS</b> .....	731
<i>Arvind K. Sharma; Meghna Madhusudan; Steven M. Burns; Soner Yaldiz; Parijat Mukherjee; Ramesh Harjani; Sachin S. Sapatekar</i>	
<b>MINSC: AN EXACT SYNTHESIS-BASED METHOD FOR MINIMAL-AREA STOCHASTIC CIRCUITS UNDER RELAXED ERROR BOUND</b> .....	740
<i>Xuan Wang; Zhufei Chu; Weikang Qian</i>	
<b>OVERVIEW OF 2021 CAD CONTEST AT ICCAD</b> .....	749
<i>Tsung-Wei Huang; Yu-Guang Chen; Chun-Yao Wang; Takashi Sato</i>	
<b>AUTOMATED GENERATION OF INTEGRATED DIGITAL AND SPIKING NEUROMORPHIC MACHINE LEARNING ACCELERATORS</b> .....	752
<i>Serena Curzel; Nicolas Bohm Agostini; Shihao Song; Ismet Dagli; Ankur Limaye; Cheng Tan; Marco Minutoli; Vito Giovanni Castellana; Vinay Amatyia; Joseph Manzano; Anup Das; Fabrizio Ferrandi; Antonino Tumeo</i>	
<b>DESIGN SPACE EXPLORATION OF APPROXIMATION-BASED QUADRUPLE MODULAR REDUNDANCY CIRCUITS</b> .....	759
<i>Marcello Traiola; Jorge Echavarria; Alberto Bosio; Jürgen Teich; Ian O'Connor</i>	
<b>OPTIMAL QUBIT MAPPING WITH SIMULTANEOUS GATE ABSORPTION: ICCAD SPECIAL SESSION PAPER</b> .....	768
<i>Bochen Tan; Jason Cong</i>	
<b>CONTRASTIVE LEARNING WITH TEMPORAL CORRELATED MEDICAL IMAGES: A CASE STUDY USING LUNG SEGMENTATION IN CHEST X-RAYS (INVITED PAPER)</b> .....	776
<i>Dewen Zeng; John N. Kheir; Peng Zeng; Yiyu Shi</i>	
<b>QUARRY: QUANTIZATION-BASED ADC REDUCTION FOR RERAM-BASED DEEP NEURAL NETWORK ACCELERATORS</b> .....	783
<i>Azat Azamat; Faaz Asim; Jongeun Lee</i>	
<b>GRAPH LEARNING-BASED ARITHMETIC BLOCK IDENTIFICATION</b> .....	790
<i>Zhuolun He; Ziyi Wang; Chen Bail; Haoyu Yang; Bei Yu</i>	
<b>PARAMITE: MITIGATING PARASITIC CNFETS IN THE PRESENCE OF UNETCHED CNTS</b> .....	798
<i>Sannitra Banerjee; Arjun Chaudhuri; Jinwoo Kim; Gauthaman Murali; Mark Nelson; Sung Kyu Lim; Krishnendu Chakrabarty</i>	
<b>IMPROVING THE ROBUSTNESS OF REDUNDANT EXECUTION WITH REGISTER FILE RANDOMIZATION</b> .....	807
<i>Ilya Tuzov; Pablo Andreu; Laura Medina; Tomas Picornell; Antonio Robles; Pedro Lopez; Jose Flich; Carles Hernández</i>	
<b>QUANTUM-CLASSICAL HYBRID MACHINE LEARNING FOR IMAGE CLASSIFICATION (ICCAD SPECIAL SESSION PAPER)</b> .....	816
<i>Mahabubul Alam; Satwik Kundu; Rasit Onur Topaloglu; Swaroop Ghosh</i>	

<b>BINARIZED SNNS: EFFICIENT AND ERROR-RESILIENT SPIKING NEURAL NETWORKS THROUGH BINARIZATION</b> .....	823
<i>Ming-Liang Wei; Mikail Yayla; Shu-Yin Ho; Jiap-Jia Chen; Chia-Lin Yang; Hussam Amrouch</i>	
<b>POSITIVE/NEGATIVE APPROXIMATE MULTIPLIERS FOR DNN ACCELERATORS</b> .....	832
<i>Ourania Spantidi; Georgios Zervakis; Iraklis Anagnostopoulos; Hussam Amrouch; Jörg Henkel</i>	
<b>FEDERATED CONTRASTIVE LEARNING FOR DERMATOLOGICAL DISEASE DIAGNOSIS VIA ON-DEVICE LEARNING (INVITED PAPER)</b> .....	841
<i>Yawen Wu; Dewen Zeng; Zhepeng Wang; Yi Sheng; Lei Yang; Alaina J. James; Yiyu Shi; Jingtong Hu</i>	
<b>ACCELERATE LOGIC RE-SIMULATION ON GPU VIA GATE/EVENT PARALLELISM AND STATE COMPRESSION</b> .....	848
<i>Cheng Zeng; Fan Yang; Xuan Zeng</i>	
<b>TOWARDS ENERGY-EFFICIENT AND SECURE EDGE AI: A CROSS-LAYER FRAMEWORK - ICCAD SPECIAL SESSION PAPER</b> .....	856
<i>Muhammad Shafique; Alberto Marchisio; Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif</i>	
<b>AN EFFICIENT TWO-PHASE METHOD FOR PRIME COMPILATION OF NON-CLAUSAL BOOLEAN FORMULAE</b> .....	865
<i>Weilin Luo; Hai Want; Hongzhen Zhong; Ou Wei; Biqing Fang; Xiaotong Song</i>	
<b>TOWARD SECURITY CLOSURE IN THE FACE OF RELIABILITY EFFECTS - ICCAD SPECIAL SESSION PAPER</b> .....	874
<i>Jens Lienig; Susann Rothe; Matthias Thiele; Nikhil Rangarajan; Mohammed Ashraf; Mohammed Nabeel; Hussam Amrouch; Ozgur Sinanoglu; Johann Knechtel</i>	
<b>ROBUST TIME-SENSITIVE NETWORKING WITH DELAY BOUND ANALYSES</b> .....	883
<i>Guoqi Xie; Xiangzhen Xiao; Hong Liu; Renfa Li; Wanli Chang</i>	
<b>ACCELERATING FRAMEWORK OF TRANSFORMER BY HARDWARE DESIGN AND MODEL COMPRESSION CO-OPTIMIZATION</b> .....	892
<i>Panjie Qi; Edwin Hsing-Mean Sha; Qingfeng Zhuge; Hongwu Peng; Shaoyi Huang; Zhenglun Kong; Yuhong Song; Bingbing Li</i>	
<b>ISTELLAR: INTERMITTENT SIGNATURE ATTENUATION EMBEDDED CRYPTO WITH LOW-LEVEL METAL ROUTING</b> .....	901
<i>Jeremy Blackstone; Debayan Das; Alric Althoff; Shreyas Sen; Ryan Kastner</i>	
<b>MOBILEWARE: A HIGH-PERFORMANCE MOBILENET ACCELERATOR WITH CHANNEL STATIONARY DATAFLOW</b> .....	910
<i>Sungju Ryu; Youngtaek Oh; Jae-Joon Kim</i>	
<b>FL-DISCO: FEDERATED GENERATIVE ADVERSARIAL NETWORK FOR GRAPH-BASED MOLECULE DRUG DISCOVERY: SPECIAL SESSION PAPER</b> .....	919
<i>Daniel Manu; Yi Sheng; Junhuan Yang; Jieren Deng; Tong Geng; Ang Li; Caiwen Ding; Weiwen Jiang; Lei Yang</i>	
<b>RESPAWN: ENERGY-EFFICIENT FAULT-TOLERANCE FOR SPIKING NEURAL NETWORKS CONSIDERING UNRELIABLE MEMORIES</b> .....	926
<i>Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif; Muhammad Shafique</i>	
<b>CAN NOISE ON QUBITS BE LEARNED IN QUANTUM NEURAL NETWORK? A CASE STUDY ON QUANTUMFLOW (INVITED PAPER)</b> .....	935
<i>Zhidong Liang; Zhepeng Wang; Junhuan Yang; Lei Yang; Yiyu Shi; Weiwen Jiang</i>	
<b>SECURITY CLOSURE OF PHYSICAL LAYOUTS: ICCAD SPECIAL SESSION PAPER</b> .....	942
<i>Johann Knechtel; Jayanth Gopinath; Jitendra Bhandari; Mohammed Ashraf; Hussam Amrouch; Shekhar Borkar; Sung-Kyu Lim; Ozgur Sinanoglu; Ramesh Karri</i>	
<b>PERIPHERAL CIRCUITRY ASSISTED MAPPING FRAMEWORK FOR RESISTIVE LOGIC-IN-MEMORY COMPUTING</b> .....	951
<i>Shuhang Zhang; Hai Li; Ulf Schlichtmann</i>	
<b>OVERCOMING THE MEMORY HIERARCHY INEFFICIENCIES IN GRAPH PROCESSING APPLICATIONS</b> .....	960
<i>Jilan Lin; Shuangchen Li; Yufei Ding; Yuan Xie</i>	
<b>OPTIMIZING FPGA-BASED ACCELERATOR DESIGN FOR LARGE-SCALE MOLECULAR SIMILARITY SEARCH (SPECIAL SESSION PAPER)</b> .....	969
<i>Hongwu Peng; Shiyang Chen; Zhepeng Wang; Junhuan Yang; Scott A. Weitzel; Tong Geng; Ang Li; Jinbo Bi; Minghu Song; Weiwen Jiang; Hang Liu; Caiwen Ding</i>	
<b>BOUNDED MODEL CHECKING OF SPECULATIVE NON-INTERFERENCE</b> .....	976
<i>Emmanuel Pescosta; Georg Weissenbacher; Florian Zuleger</i>	
<b>LOOPBREAKER: DISABLING INTERCONNECTS TO MITIGATE VOLTAGE-BASED ATTACKS IN MULTI-TENANT FPGAS</b> .....	985
<i>Hassan Nassar; Hanna Alzughbi; Dennis R. E. Gnad; Lars Bauer; Mehdi B. Tahoori; Jörg Henkel</i>	
<b>MASSIVELY PARALLEL BIG DATA CLASSIFICATION ON A PROGRAMMABLE PROCESSING IN-MEMORY ARCHITECTURE</b> .....	994
<i>Yeseong Kim; Mohsen Imani; Saransh Gupta; Minxuan Zhou; Tajana S. Rosing</i>	
<b>ICCAD TUTORIAL SESSION PAPER FERROELECTRIC FET TECHNOLOGY AND APPLICATIONS: FROM DEVICES TO SYSTEMS</b> .....	1003
<i>Hussam Amrouch; Di Gao; Xiaobo Sharon Hu; Arman Kazemi; Ann Franchesca Laguna; Kai Ni; Michael Niemier; Mohammad Mehdi Sharifi; Simon Thomann; Xunzhao Yin; Cheng Zhuo</i>	
<b>RNSIM: EFFICIENT DEEP NEURAL NETWORK ACCELERATOR USING RESIDUE NUMBER SYSTEMS</b> .....	1011
<i>Arman Roohi; Mohammadreza Taheri; Shaahin Angizi; Deliang Fan</i>	

<b>ADACON: ADAPTIVE CONTEXT-AWARE OBJECT DETECTION FOR RESOURCE-CONSTRAINED EMBEDDED DEVICES</b> .....	1020
<i>Marina Neseem; Sherief Reda</i>	
<b>EXPLORATION OF QUANTUM NEURAL ARCHITECTURE BY MIXING QUANTUM NEURON DESIGNS (INVITED PAPER)</b> .....	1029
<i>Zhepeng Wang; Zhiding Liang; Shanglin Zhou; Caiwen Ding; Yiyu Shi; Weiwen Jiang</i>	
<b>TRAFFIC-ADAPTIVE POWER RECONFIGURATION FOR ENERGY-EFFICIENT AND ENERGY-PROPORTIONAL OPTICAL INTERCONNECTS</b> .....	1036
<i>Yuyang Wang; Kwang-Ting Cheng</i>	
<b>ONLINE AND OFFLINE MACHINE LEARNING FOR INDUSTRIAL DESIGN FLOW TUNING (INVITED - ICCAD SPECIAL SESSION PAPER)</b> .....	1045
<i>Matthew M. Ziegler; Jihye Kwon; Hung-Yi Liu; Luca P. Carloni</i>	
<b>HASHTAG: HASH SIGNATURES FOR ONLINE DETECTION OF FAULT-INJECTION ATTACKS ON DEEP NEURAL NETWORKS</b> .....	1054
<i>Mojan Javaheripi; Farinaz Koushanfar</i>	
<b>AUTOMAP: AUTOMATED MAPPING OF SECURITY PROPERTIES BETWEEN DIFFERENT LEVELS OF ABSTRACTION IN DESIGN FLOW</b> .....	1063
<i>Bulbul Ahmed; Fahim Rahman; Nick Hooten; Farimah Farahmandi; Mark Tehranipoor</i>	
<b>VERIGOOD-ML: AN OPEN-SOURCE FLOW FOR AUTOMATED ML HARDWARE SYNTHESIS</b> .....	1072
<i>Hadi Esmailzadeh; Soroush Ghodrati; Jie Gu; Shiyu Guo; Andrew B. Kahng; Joon Kyung Kim; Sean Kinzer; Rohan Mahapatra; Susmita Dey Manasi; Edwin Mascarenhas; Sachin S. Sapatnekar; Ravi Varadarajan; Zhiang Wang; Hanyang Xu; Brahmendra Reddy Yatham; Ziqing Zeng</i>	
<b>CIRCUIT DEOBFUSCATION FROM POWER SIDE-CHANNELS USING PSEUDO-BOOLEAN SAT</b> .....	1079
<i>Kaveh Shamsi; Yier Jin</i>	
<b>MODE CONNECTIVITY IN THE QCBM LOSS LANDSCAPE: ICCAD SPECIAL SESSION PAPER</b> .....	1088
<i>Kathleen E. Hamilton; Emily Lynn; Vicente Leyton-Ortega; Swarnadeep Majumder; Raphael C. Pooser</i>	
<b>HIERARCHICAL LAYOUT SYNTHESIS AND OPTIMIZATION FRAMEWORK FOR HIGH-DENSITY POWER MODULE DESIGN AUTOMATION</b> .....	1097
<i>Imam Al Razi; Quang Le; H. Alan Mantooh; Yarui Peng</i>	
<b>BANSHEE: A FAST LLVM-BASED RISC-V BINARY TRANSLATOR</b> .....	1105
<i>Samuel Riedel; Fabian Schuiki; Paul Scheffler; Florian Zaruba; Luca Benini</i>	
<b>DATC RDF-2021: DESIGN FLOW AND BEYOND: ICCAD SPECIAL SESSION PAPER</b> .....	1114
<i>Jianli Chen; Iris Hui-Ru Jiang; Jinwook Jung; Andrew B. Kahng; Seungwon Kim; Victor N. Kravets; Yih-Lang Li; Ravi Varadarajan; Mingyu Woo</i>	
<b>GPU-ACCELERATED CRITICAL PATH GENERATION WITH PATH CONSTRAINTS</b> .....	1120
<i>Guannan Guo; Tsung-Wei Huang; Yibo Lin; Martin Wong</i>	
<b>SIMULTANEOUS TRANSISTOR FOLDING AND PLACEMENT IN STANDARD CELL LAYOUT SYNTHESIS</b> .....	1129
<i>Kyeonghyeon Baek; Taewhan Kim</i>	
<b>METRICS2.1 AND FLOW TUNING IN THE IEEE CEDA ROBUST DESIGN FLOW AND OPENROAD - ICCAD SPECIAL SESSION PAPER</b> .....	1137
<i>Jinwook Jung; Andrew B. Kahng; Seungwon Kim; Ravi Varadarajan</i>	
<b>FAST AND ACCURATE PPA MODELING WITH TRANSFER LEARNING</b> .....	1146
<i>W. Rhett Davis; Paul Franzon; Luis Francisco; Billy Huggins; Rajeev Jain</i>	
<b>OPTIMAL MAPPING FOR NEAR-TERM QUANTUM ARCHITECTURES BASED ON RYDBERG ATOMS</b> .....	1154
<i>Sebastian Brandhofer; Ilija Poljan; Hans Peter Büchler</i>	
<b>LAYERPIPE: ACCELERATING DEEP NEURAL NETWORK TRAINING BY INTRA-LAYER AND INTER-LAYER GRADIENT PIPELINING AND MULTIPROCESSOR SCHEDULING</b> .....	1161
<i>Nanda K. Unnikrishnan; Keshab K. Parhi</i>	
<b>DOOMED RUN PREDICTION IN PHYSICAL DESIGN BY EXPLOITING SEQUENTIAL FLOW AND GRAPH LEARNING</b> .....	1169
<i>Yi-Chen Lu; Siddhartha Nath; Vishal Khandelwal; Sung Kyu Lim</i>	
<b>THEORETICAL ANALYSIS AND EVALUATION OF NOCS WITH WEIGHTED ROUND-ROBIN ARBITRATION</b> .....	1178
<i>Sumit K. Mandal; Jie Tong; Raid Ayoub; Michael Kishinevsky; Ahmed Abousamra; Umit Y. Ogras</i>	
<b>IPA: FLOORPLAN-AWARE SYSTEMC INTERCONNECT PERFORMANCE MODELING AND GENERATION FOR HLS-BASED SOCS</b> .....	1187
<i>Nathaniel Pinckney; Rangharajan Venkatesan; Ben Keller; Brucek Khailany</i>	
<b>EVOLVING COMPLEMENTARY SPARSITY PATTERNS FOR HARDWARE-FRIENDLY INFERENCE OF SPARSE DNNS</b> .....	1196
<i>Elbruz Ozen; Alex Oratloglu</i>	
<b>FROM SPECIFICATION TO SILICON: TOWARDS ANALOG/MIXED-SIGNAL DESIGN AUTOMATION USING SURROGATE NN MODELS WITH TRANSFER LEARNING</b> .....	1204
<i>Juzheng Liu; Shiyu Su; Meghna Madhusudan; Mohsen Hassanpourghadi; Samuel Saunders; Qiaochu Zhang; Rezwana Rasul; Yaguang Li; Jiang Hu; Arvind Kumar Sharma; Sachin S. Sapatnekar; Ramesh Harjani; Anthony Levi; Sandeep Gupta; Mike Shuo-Wei Chen</i>	
<b>SPLIT COMPILATION FOR SECURITY OF QUANTUM CIRCUITS</b> .....	1213
<i>Abdullah Ash Saki; Aakarshitha Suresh; Rasit Onur Topaloglu; Swaroop Ghosh</i>	
<b>HEURISTICS FOR MILLION-SCALE TWO-LEVEL LOGIC MINIMIZATION</b> .....	1220
<i>Mahdi Nazemi; Hitarth Kanakia; Massoud Pedram</i>	



<b>MCPAT-CALIB: A MICROARCHITECTURE POWER MODELING FRAMEWORK FOR MODERN CPUS</b> .....	1227
<i>Jianwang Zhai; Chen Bai; Binwu Zhu; Yici Cai; Qiang Zhou; Bei Yu</i>	
<b>DCSR: A MEMORY-EFFICIENT SPARSE MATRIX REPRESENTATION FOR PARALLEL NEURAL NETWORK INFERENCE</b> .....	1236
<i>Elias Trommer; Bernd Waschneck; Akash Kumar</i>	
<b>GENERATING ARCHITECTURE-LEVEL ABSTRACTIONS FROM RTL DESIGNS FOR PROCESSORS AND ACCELERATORS PART I: DETERMINING ARCHITECTURAL STATE VARIABLES</b> .....	1245
<i>Yu Zeng; Bo-Yuan Huang; Hongce Zhang; Aarti Gupta; Sharad Malik</i>	
<b>BIGINTEGR: ONE-PASS ARCHITECTURAL SYNTHESIS FOR CONTINUOUS-FLOW MICROFLUIDIC LAB-ON-A-CHIP SYSTEMS</b> .....	1254
<i>Xing Huang; Youlin Pan; Zhen Chen; Wenzhong Guo; Robert Wille; Tsung-Yi Ho; Ulf Schlichtmann</i>	
<b>DEVELSET: DEEP NEURAL LEVEL SET FOR INSTANT MASK OPTIMIZATION</b> .....	1262
<i>Guojin Chen; Ziyang Yu; Hongduo Liu; Yuzhe Ma; Bei Yu</i>	
<b>TOPOPART: A MULTI-LEVEL TOPOLOGY-DRIVEN PARTITIONING FRAMEWORK FOR MULTI-FPGA SYSTEMS</b> .....	1271
<i>Dan Zheng; Xinshi Zang; Martin D. F. Wong</i>	
<b>Author Index</b>	