

2021 18th International SoC Design Conference (ISOCC 2021)

**Jeju Island, South Korea
6-9 October 2021**



**IEEE Catalog Number: CFP2169E-POD
ISBN: 978-1-6654-0175-3**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2169E-POD
ISBN (Print-On-Demand):	978-1-6654-0175-3
ISBN (Online):	978-1-6654-0174-6
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

SELF-COUPLED MASH DELTA-SIGMA MODULATOR WITH ZERO OPTIMIZATION	1
<i>Jingying Zhang, Yang Zhao, Mingyi Chen, Chixiao Chen, Fan Ye, Liang Qi</i>	
DIGITAL CALIBRATION OF 1.5 BITS/STAGE ALGORITHMIC ADC	3
<i>Chinmaye R, Chetan D Parikh, Subhajit Sen</i>	
A DESIGN OF LOW-POWER BOOTSTRAPPED CMOS SWITCH FOR 20MS/S 12-BIT CHARGE SHARING SAR ADCS.....	5
<i>Jung-Hyun Lee, Kang-Yoon Lee</i>	
A 0.6-V 400-KS/S LOW NOISE ASYNCHRONOUS SAR ADC WITH DUAL-DOMAIN COMPARISON.....	7
<i>Sang-Hoon Lee, Won-Young Lee</i>	
RESISTIVE DEGENERATION LINEARIZATION DYNAMIC RESIDUE AMPLIFIERS FOR PIPELINED ADCS	9
<i>Ziwei Li, Guoyao Wu, Yutong Zhao, Fan Ye, Junyan Ren</i>	
ON-CHIP CMOS CORNER DETECTOR DESIGN FOR PANEL DRIVERS.....	11
<i>Pang-Yen Lou, Ying-Xuan Chen, Chua-Chin Wang</i>	
LOW-LATENCY ARCHITECTURE FOR IMPLEMENTING FLOATING-POINT MULTIPLIER AND DIVIDER BASED ON SYMMETRIC-MAPPING LUT.....	13
<i>Heping Yang, Hui Chen, Yuxiang Fu, Li Li</i>	
A LOW-COMPLEXITY ARCHITECTURE FOR IMPLEMENTING SQUARE TO TENTH ROOT OF COMPLEX NUMBERS.....	15
<i>Jin Xu, Lin Jiang, Hui Chen, Yuxiang Fu, Li Li</i>	
CHACHA20-POLY1305 CRYPTO CORE COMPATIBLE WITH TRANSPORT LAYER SECURITY 1.3	17
<i>Ronaldo Serrano, Ckristian Duran, Trong-Thuc Hoang, Marco Sarmiento, Akira Tsukamoto, Kuniyasu Suzuki, Cong-Kha Pham</i>	
EFFICIENT PARTIAL SUM ARCHITECTURE AND MEMORY REDUCTION METHOD FOR SC-FLIP POLAR DECODER.....	19
<i>Jae Hong Roh, Useok Lee, Yongje Lee, Myung Hoon Sunwoo</i>	
ENHANCED DEPTH MAP ESTIMATION IN LOW LIGHT CONDITIONS FOR RGB CAMERAS.....	21
<i>Joseph Chang, Truong Q. Nguyen</i>	
DIFFERENTIAL GAZE ESTIMATION WITH OCULAR COUNTER-ROLLING COMPENSATION.....	23
<i>Shiwei Jin, Ji Dai, Truong Nguyen</i>	
LOW-COMPLEXITY VOICE ACTIVITY DETECTION ALGORITHM FOR EDGE-LEVEL DEVICE	25
<i>Jin Hyun, Seungsik Moon, Youngjoo Lee</i>	
A CONVOLUTIONAL NEURAL NETWORK PIPELINE FOR MULTI-TEMPORAL RETINAL IMAGE REGISTRATION.....	27
<i>Chi-Jui Ho, Yiqian Wang, Junkang Zhang, Truong Nguyen, Cheolhong An</i>	

HUMAN-INSPIRED CAMERA: A NOVEL CAMERA SYSTEM FOR COMPUTER VISION	29
<i>Shubham Kumar, Jonathan Mi, Qingyuan Zhang, Benjamin Chang, Hao Le, Ramsin Khoshabeh, Truong Nguyen</i>	
A 2-GHZ RECONFIGURABLE TRANSMITTER USING A CLASS-D PA AND A MULTI-TAPPED TRANSFORMER	31
<i>Reza E. Rad, Soonho Choi, Sungjin Kim, Behnam S. Rikan, Kang-Yoon Lee</i>	
DESIGN OF MULTIPLYING DELAY LOCKED LOOP THAT PREVENTS HARMONIC LOCK AND IS INSENSITIVE TO PVT VARIATION	33
<i>Ho Won Kim, Kang Yoon Lee</i>	
A DESIGN OF HIGH POWER SP7T AND SP8T RF SWITCHES USING SOI CMOS TECHNOLOGY	35
<i>David Kim, Kang Yoon Lee</i>	
DESIGN OF 66.5DB IRR BASEBAND ANALOG WITH FILTER TUNING	37
<i>Ji Hoon Song, Kang-Yoon Lee</i>	
WIDEBAND LC VCO WITH 39.3 % FREQUENCY TUNING RANGE FOR DIELECTRIC SPECTROSCOPY SYSTEM	39
<i>Kiho Lee, Dongho Lee, Jusung Kim, Songcheol Hong</i>	
A VERSATILE AND EFFICIENT 0.1-TO-11 GB/S CML TRANSMITTER IN 40-NM CMOS	41
<i>Jun Feng, Mohammadreza Beikmirza, Mohammadreza Mehrpoo, Leo C. N. De Vreede, Morteza S. Alavi</i>	
A 30-GB/S PAM-8 TRANSMITTER WITH A 2-TAP FEED-FORWARD EQUALIZER AND BACKGROUND CLOCK CALIBRATION	43
<i>Sanghyeon Park, Jae-Nam Kim, Seung-Ah Park, Jung-Hoon Chun</i>	
AN 8 - 26 GB/S SINGLE LOOP REFERENCE-LESS CDR WITH UNRESTRICTED FREQUENCY ACQUISITION	45
<i>Hyung-Wook Lee, Kyeong-Min Ko, Jin-Ku Kang</i>	
A MAXIMUM EYE TRACKING CLOCK-AND-DATA RECOVERY SCHEME WITH GOLDEN SECTION SEARCH(GSS) ALGORITHM IN 28-NM CMOS	47
<i>Seungha Roh, Moon-Chul Choi, Deog-Kyoon Jeong</i>	
A STOCHASTIC VARIABLE GAIN AMPLIFIER ADAPTATION FOR PAM-4 SIGNALING	49
<i>Minkyoo Shim, Woonghee Lee, Yunhee Lee, Deog-Kyoon Jeong</i>	
EARLY HW/SW CO-VERIFICATION USING VIRTUAL PLATFORMS	51
<i>Jungyun Choi, Kyungsu Kang, Byunghoon Lee, Sangho Park, Jaewoo Im</i>	
IMPACTS OF HLS OPTIMIZATIONS ON SIDE-CHANNEL LEAKAGE FOR AES CIRCUITS	53
<i>Takumi Mizuno, Qidi Zhang, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
DESIGN OF A 32-BIT ACCURACY-CONTROLLABLE APPROXIMATE MULTIPLIER FOR FPGAS	55
<i>Masaki Sano, Kenta Shirane, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama, Tongxin Yang, Tomoaki Ukezono</i>	
SCHEDULING WITH VARIABLE-CYCLE APPROXIMATE FUNCTIONAL UNITS IN HIGH-LEVEL SYNTHESIS	57
<i>Koyu Ohata, Kenta Shirane, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	

COMPARATIVE ANALYSIS BETWEEN VERILOG AND CHISEL IN RISC-V CORE DESIGN AND VERIFICATION	59
<i>Jaekyung Im, Seokhyeong Kang</i>	
A SELF SYNCHRONIZED-SWITCH RECTIFIER FOR PIEZOELECTRIC-VIBRATION ENERGY-HARVESTING SYSTEMS	61
<i>Yong-Zheng Wang, Ching-Yuan Yang</i>	
A SINGLE-INDUCTOR TRIPLE-SOURCE ENERGY HARVESTING INTERFACE FOR BATTERY-ASSISTED IOT APPLICATIONS	63
<i>Ming-Jie Chung, Chih-Lun Lo, Po-Hung Chen</i>	
ASYMMETRIC CHARGE TRANSFER SCHEME MODEL IN ML-SSHC WITH CONSISTENT POWER EXTRACTION IMPROVEMENT FOR PIEZOELECTRIC ENERGY HARVESTERS.....	65
<i>Arcel G. Leynes, John Richard E. Hizon, Maria Theresa G. De Leon, Marc D. Rosales</i>	
PRECISION EXPLORATION OF FLOATING-POINT ARITHMETIC FOR SPIKING NEURAL NETWORKS.....	71
<i>Myeongjin Kwak, Hyoju Seo, Yongtae Kim</i>	
BINARY/TERNARY VECTOR MATRIX MULTIPLIER WITH 3T-2R CBRAM CELL.....	73
<i>Hwan-Jin Joo, Kee-Won Kwon</i>	
MEMCAPACITOR BASED MINIMUM AND MAXIMUM GATE DESIGN.....	75
<i>Jiyoung Min, Sunmean Kim, Seokhyeong Kang</i>	
LOW ENERGY AND ERROR RESILIENT SOT-MRAM BASED FPGA LUT CELL.....	77
<i>Dongsu Kim, Jongsun Park</i>	
DIGITAL LDO WITH REFERENCE-LESS ADAPTIVE CLK GENERATION AND BIT-SHIFTING COARSE-FINE-CONTROL	79
<i>Wooyoung Choi, Seung-Myeong Yu, Yunha Kang, Junyoung Song</i>	
NOVEL IN-MEMORY COMPUTING CIRCUIT USING MULLER C-ELEMENT.....	81
<i>Soonbum Song, Youngmin Kim</i>	
PRE-RTL DNN HARDWARE EVALUATOR WITH FUSED LAYER SUPPORT	83
<i>Chih-Chyau Yang, Tian-Sheuan Chang</i>	
CONTINUAL LEARNING FOR INSTANCE SEGMENTATION TO MITIGATE CATASTROPHIC FORGETTING.....	85
<i>Jeong Jun Lee, Seung Il Lee, Hyun Kim</i>	
OBJECT DETECTION NETWORK ROBUST TO LOCAL ILLUMINATION VARIATIONS.....	87
<i>Jinyeon Kim, Jonghee Park, Sang-Seol Lee, Sung-Joon Jang</i>	
A CHARGE-DOMAIN 10T SRAM BASED IN-MEMORY-COMPUTING MACRO FOR LOW ENERGY AND HIGHLY ACCURATE DNN INFERENCE.....	89
<i>Joonhyung Kim, Jongsun Park</i>	
RF-DC CONVERTER USING LOSS COMPENSATION AND ADAPTIVE MATCHING NETWORK.....	93
<i>Kee Hoon Yang, Seob Oh, Jae Bin Kim, Jong Wan Jo, Kang-Yoon Lee</i>	
A HIGH SPEED OOK MODULATOR AT 300 GHZ USING LO CANCELLATION TECHNIQUE.....	95
<i>Zubair Mehmood, Munkyo Seo</i>	

DESIGN OF 100 GHZ OOK TRANSCEIVER IN 28NM CMOS PROCESS FOR HIGH SPEED COMMUNICATION	99
<i>Zubair Mehmood, Waseem Abbas, Munkyo Seo</i>	
HARDWARE EFFICIENT BUILT-IN SELF-TEST ARCHITECTURE FOR POWER AND GROUND TSVS IN 3D IC	101
<i>Donghyun Han, Youngkwang Lee, Sooryeong Lee, Sungho Kang</i>	
SHORT WORD-LINE PULSE WITH FAST BIT-LINE BOOSTING FOR HIGH THROUGHPUT 6T SRAM-BASED COMPUTE IN-MEMORY DESIGN	103
<i>Minseo Kim, Jongsun Park</i>	
LOCAL BIT-LINE CHARGE-SHARING BASED PRE-CHARGING SRAM FOR NEAR THRESHOLD VOLTAGE OPERATION	105
<i>Hyunchul Park, Jongsun Park</i>	
A TIME-DOMAIN COMPUTING-IN-MEMORY MICRO USING RING OSCILLATOR	107
<i>Yixuan He, Minsu Choi, Kyung-Ki Kim, Yong-Bin Kim</i>	
GIGA-SAMPLE DATA ACQUISITION METHOD FOR HIGH-SPEED DDR5 SDRAM	109
<i>Seunggyu Lee, Jongho Yoon, Jakang Lee, Seokhyeong Kang</i>	
OPTIMIZED METHOD FOR THERMAL TRACKING IN 3D NOC SYSTEMS BY USING ANN	111
<i>Menghao Guo, Tong Cheng, Li Li, Yuxiang Fu</i>	
A FAST LOCKING ALL DIGITAL DELAY LOCKED LOOP WITH WIDE OPERATING FREQUENCY RANGED FROM 0.5 GHZ TO 1.8 GHZ IN 40NM PROCESS	113
<i>Ko-Chi Kuo</i>	
A NEWTON RAPHSON METHOD BASED APPROXIMATE DIVIDER DESIGN FOR COLOR QUANTIZATION APPLICATION	115
<i>K J N S Bhargav, Sairam Palisetti, Madhav Rao</i>	
DATA PROTECTION METHOD FOR FLASH MEMORY IN SERIAL PERIPHERAL INTERFACE	117
<i>Aeri Kim, Seokhyeong Kang</i>	
STOCHASTIC EDGE DETECTION FOR FINE-GRAINED PROGRESSIVE PRECISION	119
<i>Youngwook Lee, Kyung-Ki Kim, Yong-Bin Kim, Minsu Choi</i>	
SECOND-ORDER NOISE SHAPING SAR ADC USING 3-INPUT COMPARATOR WITH VOLTAGE GAIN CALIBRATION	123
<i>Hoyong Jung, Neungin Jeon, Young-Chan Jang</i>	
12-BIT 5 MS/S SAR ADC WITH SPLIT TYPE DAC FOR BLE	125
<i>Behnam S. Rikan, Arash Hejazi, Daeyoung Choi, Reza E. Rad, Younggun Pu, Kang-Yoon Lee</i>	
A 6B 48-GS/S ASYNCHRONOUS 2B/CYCLE TIME-INTERLEAVED ADC IN 28-NM CMOS	127
<i>Hong-Seok Choi, Seungha Roh, Sanghee Lee, Jung-Hoon Park, Kwanghoon Lee, Youngha Hwang, Deog-Kyoon Jeong</i>	
A HIGH LINEARITY BOOTSTRAPPED SWITCH WITH LEAKAGE CURRENT SUPPRESSED FOR GS/S SAMPLING RATE ADC	129
<i>Jingchao Lan, Yan Zheng, Yimin Wu, Min Chen, Fan Ye, Junyan Ren</i>	

A CMOS POWER MANAGEMENT UNIT WITH UNDERVOLTAGE LOCKOUT CIRCUIT AS STARTUP FOR PIEZOELECTRIC ENERGY HARVESTING APPLICATIONS.....	131
<i>Steven Lorenzo Mindoro, John Owen Cabuyadao, Arcel Leynes, Maria Sophia Ralota, Zyrel Renzo Sanchez, John Richard Hizon, Marc Rosales, Maria Theresa De Leon</i>	
12 V PZE HARVESTING CIRCUIT FOR AUV USING BOOST CONVERTER WITH RESISTOR MATCHING CONTROLLER	133
<i>Tzung-Je Lee, Yu-Wei Liu</i>	
ADAPTIVE ON - TIME BOOST CONVERTER IN 45NM FOR SOLAR CELL APPLICATIONS	135
<i>Sunita M S, Tejas Somashekhar, Shashidhar Tantry</i>	
TWO STAGE CMOS BIO-MEDICAL AMPLIFIER BASED ON A HIGHLY LINEAR TO PSEUDO-RESISTOR	137
<i>Israa Y. Abushawish, Soliman A. Mahmoud</i>	
FEED-FORWARD CONTROL OF PAM4 CTLE FOR OPTICAL RECEIVERS BASED ON A STEP RESPONSE ANALYSIS	145
<i>Yukinaga Shimoda, Kota Hayashi, Daisuke Ito, Makoto Nakamura</i>	
DIGITALLY PROGRAMMABLE GAIN AND TUNABLE BAND-WIDTH DPOTA BASED BIO-MEDICAL AMPLIFIER.....	147
<i>Israa Y. Abushawish, Soliman A. Mahmoud</i>	
LOW NOISE ANALOG FRONT END FOR IOT SENSOR.....	149
<i>Jieun Park, Kang-Yoon Lee</i>	
TERNARY SENSE AMPLIFIER DESIGN FOR TERNARY SRAM.....	151
<i>Minjeong Choi, Youngchang Choi, Sunmean Kim, Seokhyeong Kang</i>	
DESIGN OF AN ACCURACY ENHANCED IMPRECISE ADDER WITH HALF ADDER- BASED APPROXIMATION	153
<i>Hyoju Seo, Jungwon Lee, Hyelin Seok, Yongtae Kim</i>	
A 20-GB/S DIGITALLY ADAPTIVE LINEAR EQUALIZER WITH 25DB LOSS FOR SINGLE- ENDED INTERFACES IN 65NM CMOS.....	155
<i>Yunha Kang, Junyoung Song</i>	
A VOLTAGE-CONTROLLED MAGNETIC ANISOTROPY BASED TRUE RANDOM NUMBER GENERATOR.....	159
<i>Lawrence Roman A. Quizon, Anastacia B. Alvarez, Christoper G. Santos, Marc D. Rosales, John Richard E. Hizon, Maria Patricia Rouelli G. Sabino</i>	
TRIPLE-RAIL STOCHASTIC NUMBER AND ITS APPLICATIONS.....	161
<i>Shoki Kawaminami, Shigeru Yamashita</i>	
MITIGATING IR-DROP WITH DESIGN TECHNOLOGY CO-OPTIMIZATION FOR SUB- NANOMETER NODE TECHNOLOGY	163
<i>Dohyeon Lee, Heecheol Hwang, Hyunteck Oh, Yongchan James Ban</i>	
A CIRCULAR-BASED TSV REPAIR ARCHITECTURE.....	165
<i>Youngkwang Lee, Donghyun Han, Sooryeong Lee, Sungho Kang</i>	
ANALYSIS OF LAYOUT ARRANGMENT FOR CMOS OSCILLATORS TO REDUCE OVERALL VARIATION ON WAFER.....	167
<i>Pang-Yen Lou, Yung-Yuan Ho, Chua-Chin Wang</i>	

ANALYSES OF POWER STAPLE INSERTING METHODOLOGIES FOR MITIGATING IR-DROPS	169
<i>Jaejoon Yoon, Sehyeon Chung, Taewhan Kim</i>	
POWER INTEGRITY SPECIFICATION DEFINITION FOR AN INTEGRATED CLOCK CIRCUIT DESIGN	171
<i>Fern Nee Tan, Mohamad Shahrir Tamrin, Jia Yun Chuah</i>	
PSO-BASED DESIGN PROCEDURE FOR CLASS-DE INVERTER.....	173
<i>Wenqi Zhu, Yutaro Komiyama, Kien Nguyan, Hiroo Sekiya</i>	
LOAD-INDEPENDENT INVERSE CLASS-E OSCILLATOR WITH ARMSTRONG-OSCILLATOR BASED TOPOLOGY	175
<i>Yutaro Komiyama, Shuya Matsushashi, Wenqi Zhu, Kien Nguyen, Hiroo Sekiya</i>	
AN ESTIMATION METHOD FOR CONTROLLING UNSTABLE PERIODIC ORBIT WITHOUT USING POINCARÉ MAP	177
<i>Satoshi Aoki, Takuji Kousaka, Shota Uchino, Daiki Hozumi, Hiroyuki Asahara</i>	
ABILITY TO GENERATE OUTPUT SERIES FOR HYSTERESIS RESERVOIR COMPUTING	179
<i>Tsukasa Saito, Kenya Jin'No</i>	
INFORMATION TRANSMISSION FOCUSING ON COMPLEX NETWORKS CONSISTING OF OSCILLATORS.....	181
<i>Tsuyoshi Isozaki, Yoko Uwate, Yoshifumi Nishio</i>	
SUPPRESSION OF CHAOS PROPAGATION IN LADDER CHAOTIC CIRCUITS BY LOCAL SWITCHING OF COUPLING STRENGTH.....	183
<i>Naoto Yonemoto, Yoko Uwate, Yoshifumi Nishio</i>	
REAL-TIME CHARACTERISTICS IDENTIFICATION FOR PARTIAL SHADED PHOTOVOLTAIC STRINGS.....	185
<i>Dou Hong, Jieming Ma, Ka Lok Man, Huiqing Wen, Prudence Wong</i>	
ARTIFICIAL SYNAPTIC BEHAVIOR AND ITS IMPROVEMENT OF RRAM DEVICE WITH STACKED SOLUTION-PROCESSED MXENE LAYERS	187
<i>Zongjie Shen, Chun Zhao, Yina Liu, Li Yang, Cezhou Zhao</i>	
POWER CONSUMPTION ANALYSIS OF A FRACTIONAL APPROACH TO BANS TIME SYNCHRONIZATION	189
<i>Gianfranco Avitabile, Ka Lok Man, Antonello Florio</i>	
DESIGN ON SMART GRID AND IRRIGATION MANAGEMENT: BASED ON INFORMATION SHARING	191
<i>Sanghyuk Lee, Youpeng Yang, Mohamed Abdelazim Ibrahim, Changhyun Jun, Eng Gee Lim, Yujia Zhai</i>	
A LINEAR ARRAY MUTUAL COUPLING COMPENSATION TECHNIQUE FOR ANGLE OF ARRIVAL ESTIMATION	193
<i>Antonello Florio, Gianfranco Avitabile</i>	
DESIGN METHODOLOGY TOWARDS HIGH-PRECISION SRAM BASED COMPUTATION-IN-MEMORY FOR AI EDGE DEVICES	195
<i>Tianzhu Xiong, Yongliang Zhou, Yuyao Kong, Bo Wang, An Guo, Yufei Wang, Chen Xue, Haiming Hsu, Xin Si, Jun Yang</i>	

CHALLENGES AND OPPORTUNITIES OF ENERGY-EFFICIENT CIM SOC DESIGN FOR EDGE AI DEVICES	197
<i>Jinshan Yue, Wenyu Sun, Huazhong Yang, Yongpan Liu</i>	
SOFT ERROR SENSITIVITY OF MAGNETIC RANDOM ACCESS MEMORY AND ITS RADIATION HARDENING DESIGN.....	199
<i>Bi Wang, Zhaohao Wang, Min Wang, Weisheng Zhao, Liang Wang, Yuanfu Zhao</i>	
A SURVEY ON FEATURE POINT EXTRACTION TECHNIQUES.....	201
<i>Kun Huang, Jingyuan Li, Ye Liu, Liang Chang, Jun Zhou</i>	
SAFETY VERIFICATION OF AMS CIRCUITS WITH PIECEWISE-LINEAR SYSTEM REACHABILITY ANALYSIS.....	203
<i>Seyoung Kim, Heechun Park, Jaeha Kim</i>	
FAST AUTOMATIC CIRCUIT OPTIMIZATION USING DEEP LEARNING.....	207
<i>Jiwoo Hong, Sunghoon Kim, Jaeha Kim, Dongsuk Jeon</i>	
REDUCING REFRESH OVERHEAD WITH IN-DRAM ERROR CORRECTION CODES.....	211
<i>Hanbyeol Kwon, Kwangrae Kim, Dongsuk Jeon, Ki-Seok Chung</i>	
CHALLENGES ON DTCO METHODOLOGY TOWARDS DEEP SUBMICRON INTERCONNECT TECHNOLOGY	215
<i>Heechun Park, Kyungjoon Chang, Jooyeon Jeong, Jaehoon Ahn, Ki-Seok Chung, Taewhan Kim</i>	
LOCAL AND GLOBAL ACTIVITIES OF IZHIKEVICH NEURON MODEL IN NETWORKS	219
<i>Yoko Uwate, Yoshifumi Nishio, Marie Engelene J. Obien, Urs Frey</i>	
MEMRISTOR CROSSBAR CIRCUITS FOR NEUROMORPHIC PATTERN RECOGNITION	221
<i>Minh Le, Son Ngoc Truong</i>	
TREND OF EMERGING NON-VOLATILE MEMORY FOR AI PROCESSOR.....	223
<i>Liang Chang, Chenglong Li, Xin Zhao, Zixuan Zhu, Yi Tong, Shuisheng Lin, Jun Zhou</i>	
BODY-COUPLED WIRELESS POWER TRANSFER AND ENERGY HARVESTING FOR WEARABLES.....	225
<i>Jerald Yoo</i>	
TRENDS OF MODERN PROCESSORS FOR AI ACCELERATION.....	227
<i>Kyuho Lee</i>	
EDGERL: A LIGHT-WEIGHT C/C++ FRAMEWORK FOR ON-DEVICE REINFORCEMENT LEARNING.....	235
<i>Sang-Soo Park, Dong-Hee Kim, Jun-Gu Kang, Ki-Seok Chung</i>	
IMPLEMENTATION OF OPTIMAL CNN ACCELERATORS FOR MOBILE DEVICES: ALGORITHM, ARCHITECTURE, AND MEMORY SYSTEM CO-DESIGN	237
<i>Hyun Kim</i>	
MEMORY-CENTRIC ARCHITECTURE OF NEURAL PROCESSING UNIT FOR EDGE DEVICE	240
<i>Eunchong Lee, Minyong Sung, Sung-Joon Jang, Jonghee Park, Sang-Seol Lee</i>	

A DIGITALLY CONTROLLED ANALOG KERNEL FOR CONVOLUTIONAL NEURAL NETWORKS.....	242
<i>Malik Summair Asghar, Muhammad Junaid, Hyung Won Kim, Saad Arslan, Syed Asmat Ali Shah</i>	
POWER-EFFICIENT VCO-BASED ADCS FOR WIRELESS COMMUNICATION SYSTEMS.....	244
<i>Xinpeng Xing, Xueqian Shang, Senji Liu, Xinfa Zheng, Georges Gielen</i>	
MACHINE LEARNING BASED PRIOR-KNOWLEDGE-FREE NYQUIST ADC CHARACTERIZATION AND CALIBRATION	246
<i>Danfeng Zhai, Chixiao Chen, Liang Qi, Fan Ye, Junyan Ren</i>	
BACKGROUND TIMING-SKEW MISMATCH CALIBRATION FOR TIME-INTERLEAVED ADCS	248
<i>Mingqiang Guo, Sai-Weng Sin, Rui P. Martins</i>	
HIGH SPEED CONTINUOUS-TIME DELTA SIGMA MODULATORS FOR WIDE-BAND APPLICATIONS: A REVIEW PAPER.....	250
<i>Ankesh Jain</i>	
CONTINUOUS-TIME DELTA-SIGMA MODULATORS: SINGLE-LOOP VERSUS MASH.....	252
<i>Liang Qi, Tianming Ni, Xinyu Qin, Mingyi Chen, Yongfu Li, Guoxing Wang</i>	
HIGH-ACCURACY AND LOW-LATENCY HYBRID STOCHASTIC COMPUTING FOR ARTIFICIAL NEURAL NETWORK.....	254
<i>Kun-Chih Jimmy Chen, Cheng-Ting Chen</i>	
LSMQ: A LAYER-WISE SENSITIVITY-BASED MIXED-PRECISION QUANTIZATION METHOD FOR BIT-FLEXIBLE CNN ACCELERATOR	256
<i>Yimin Huang, Kai Chen, Zhuang Shao, Yichuan Bai, Yafeng Huang, Yuan Du, Li Du, Zhongfeng Wang</i>	
CTT-BASED NON-VOLATILE DEEP NEURAL NETWORK ACCELERATOR DESIGN	258
<i>Yang Xiao, Wuyu Fan, Yuan Du, Li Du, Mau-Chung Frank Chang</i>	
AN ENERGY-EFFICIENT RING-BASED CIM ACCELERATOR USING HIGH-LINEARITY ENVN FOR DEEP NEURAL NETWORKS	260
<i>Po-Tsang Huang, Ting-Wei Liu, Wei Lu, Yu-Hsien Lin, Wei Hwang</i>	
ON RECONFIGURING MEMORY-CENTRIC AI EDGE DEVICES FOR CIM.....	262
<i>Hung-Ming Chen, Cheng-En Ni, Kang-Yu Chang, Tzu-Chieh Chiang, Shih-Han Chang, Cheng-Yu Chiang, Bo-Cheng Lai, Chien-Nan Liu, Shyh-Jye Jou</i>	
SPATIAL NON-MAXIMUM SUPPRESSION FOR OBJECT DETECTION USING CORRELATION AND DYNAMIC THRESHOLDS	264
<i>Xiangyu Zhang, Wenyan Su, Juan Li, Jingwei Li, Xin Lou</i>	
RADAR BASED REAL-TIME FALL DETECTION SYSTEM WITH LOW POWER CONSUMPTION	266
<i>Jincheng Lu, Zixuan Ou, Ziyu Liu, Cheng Han, Wenbin Ye</i>	
DETECTING LED CHIP SURFACE DEFECTS WITH MODIFIED FASTER R-CNN	268
<i>Zhiwen Zhang, Qian Gong, Yuan Cao, Cheng Yin, Enyi Yao, Yanhua Liu, Yongqing Pan</i>	
APPLICATION ON DEMODULATION OF FBG SENSING SIGNALS USING PHASE DETECTION ALGORITHM OF INTAKE AND EXHAUST.....	270
<i>Chenjie Kong, Tianming Chen, Jun Zhang, Guizhong Jiang, Yuan Shen, Pan He</i>	

A REVIEW ON RECENT DEVELOPMENT OF INPUT IMPEDANCE BOOSTING FOR BIO-POTENTIAL AMPLIFIERS	272
<i>Shuang Song, Yizhao Zhou, Mengyu Li, Menglian Zhao</i>	
RRAM-BASED STDP NETWORK FOR EDGE COMPUTING IN WEARABLE/IMPLANTABLE DEVICES	274
<i>Yukai Shen, Shiwei Wang, Carolina Mora Lopez</i>	
PPG SENSORS FOR THE NEW NORMAL: A REVIEW	276
<i>Qiuyang Lin, Nick Van Helleptte</i>	
HIGH-SPEED EEG-BASED BRAIN-COMPUTER INTERFACE WITH WIDE DYNAMIC-RANGE ADC.....	278
<i>Ming Gu, Fang Yuan, Jun Yan, Mingyi Chen</i>	
IMPLEMENT TUNABLE SUB-TO ON-CHIP RESISTOR FOR VITAL SIGNAL ACQUISITION: A REVIEW	280
<i>Mingyi Chen, Yuzhi Hao, Liang Qi, Yongfu Li, Jun Yan</i>	
HYBRID DYNAMIC FIXED POINT QUANTIZATION METHODOLOGY FOR AI ACCELERATORS.....	282
<i>Wei-Hung Lin, Hsu-Yu Kao, Shih-Hsu Huang</i>	
REINFORCEMENT LEARNING FOR RUNTIME OPTIMIZATION FOR HIGH PERFORMANCE AND ENERGY EFFICIENT NOC.....	284
<i>Md Farhadur Reza</i>	
LSTM-BASED TEMPERATURE PREDICTION AND HOTSPOT TRACKING FOR THERMAL-AWARE 3D NOC SYSTEM.....	286
<i>Tong Cheng, Haoyu Du, Li Li, Yuxiang Fu</i>	
SOLVING TRAVELING SALESMAN PROBLEMS USING ISING MODELS WITH SIMULATED BIFURCATION	288
<i>Tingting Zhang, Qichao Tao, Jie Han</i>	
A RECONFIGURABLE ACCELERATOR DESIGN FOR QUANTIZED DEPTHWISE SEPARABLE CONVOLUTIONS.....	290
<i>Yu-Guang Chen, Hung-Yi Chiang, Chi-Wei Hsu, Tsung-Han Hsieh, Jing-Yang Jou</i>	
DESIGN TECHNIQUES FOR AREA-EFFICIENT TWO-STACKED CURRENT SOURCES IN NANOMETER CMOS TECHNOLOGY.....	292
<i>Dongjun Lee, Jaeduk Han</i>	
A CONSTANT ON-TIME BUCK CONVERTER WITH FULLY INTEGRATED AVERAGE CURRENT SENSING SCHEME	294
<i>Inho Jeon, Kyoungyun Min, Jinwoo Park, Jeongjin Roh, Deok-Ju Moon, Hyoung-Rae Kim</i>	
WIDEBAND OPERATIONAL TRANS-CONDUCTANCE AMPLIFIER WITH FEED-FORWARD COMPENSATION TECHNIQUE	298
<i>Muhammad Fakhri Mauludin, Dong-Ho Lee, Jusung Kim</i>	
A 0.2 - 1.2GHZ ADAPTIVE BANDWIDTH PLL WITH CONTROLLABLE KVCO	300
<i>Changmin Song, Se-Hyeon Cho, Young-Chan Jang</i>	
A 5.8 GHZ RF-DC BASED ENERGY-HARVESTING FRONT-END WITH A LOAD-LIGHTING LC-OSCILLATOR BASED VOLTAGE BOOSTER FOR A SWIPT IC.....	307
<i>Reza E. Rad, Behnam S. Rikan, Kang-Yoon Lee</i>	

A 7.68 GHZ FAST-LOCK LOW-JITTER DIGITAL MDLL.....	311
<i>Junghoon Jin, Seungjun Kim, Sunguk Choi, Pil-Ho Lee, Sang-Jae Rhee, Ki-Hwan Choi, Jongsun Kim</i>	
A HIGH-SPEED WIRELESS DATA TRANSFER FOR NON - DESTRUCTIVE TESTING.....	315
<i>Hanh Dangba, Thang Bui-Ngoc, Hae-Jin Kim, Jun-Hee Song, Chaiyoon Chung, Gyung-Su Byun</i>	
HIGH PERFORMANCE AND AREA EFFICIENT FERROELECTRIC FET BASED RECONFIGURABLE LOGIC CIRCUIT	321
<i>Dong Han Ko, Sehee Lim, Young Kyu Lee, Seong-Ook Jung</i>	
A LOW-POWER LOW-NOISE NEURAL SIGNAL ACQUISITION AMPLIFIER WITH TOLERANCE TO LARGE STIMULATION ARTIFACTS	325
<i>Donghoon Choi, Hyouk-Kyu Cha</i>	
CAN DATA COMPRESSION BASED ON SORTING AND MAPPING METHOD	327
<i>Shiyi Jin, Yeonjin Kim, Jingyun Chung, Yongen Kim</i>	
DIGITAL CONTROLLER IMPLEMENTATION OF GRID-TIED ZETA INVERTER USING 16-BITS MICROCONTROLLER	329
<i>Woo-Young Choi</i>	
TWO-STEP TIME-TO-DIGITAL CONVERTER USING PULSE-SHIFTING TIME-DIFFERENCE REPETITION CIRCUIT	333
<i>Chang Han Rho, Jin-Ku Kang, Jin Liu</i>	
A SCAN CHAIN GENERATOR FOR VERIFICATION OF FULL-CUSTOM INTEGRATED CIRCUITS.....	335
<i>Taeho Shin, Jaeduk Han</i>	
LOW POWER GATE DIFFUSION INPUT FULL ADDER USING FLOATING BODY	337
<i>Geuntae Park, Youngmin Kim</i>	
EFFICIENT POWER CONTROL USING VARIABLE RESOLUTION ALGORITHM FOR LIDAR SENSOR-BASED AUTONOMOUS VEHICLE.....	341
<i>Sanghoon Lee, Daejin Park</i>	
A SIMPLIFIED, HIGH-SPEED, ERROR-TOLERANT ADDER USING ZERO PADDING METHOD.....	343
<i>Dongchan Lee, Youngmin Kim</i>	
CONFIGURABLE BUTTERFLY UNIT ARCHITECTURE FOR NTT/INTT IN HOMOMORPHIC ENCRYPTION	345
<i>Phap Duong-Ngoc, Tuy Nguyen Tan, Hanho Lee</i>	
LOW POWER HIGH PERFORMANCE MATCH LINE DESIGN OF CONTENT ADDRESSABLE MEMORY.....	347
<i>Hyunju Kim, Hyungtak Kim, Youngmin Kim</i>	
EFFICIENT SIGNAL PROCESSING ACCELERATION USING OPENCL-BASED FPGA-GPU HYBRID COOPERATION FOR RECONFIGURABLE ECG DIAGNOSIS.....	349
<i>Dongkyu Lee, Seungmin Lee, Daejin Park</i>	
FPGA-BASED SCALABLE ROAD IMAGE STOCHASTIC DENOSING APPROACH.....	351
<i>Cheolhyeong Park, Kyung-Ki Kim, Yong-Bin Kim, Minsu Choi</i>	

$^2\beta$ -SOFTMAX: A HARDWARE-FRIENDLY ACTIVATION FUNCTION WITH LOW COMPLEXITY AND HIGH PERFORMANCE	353
<i>Yonggang Zhang, Hui Chen, Yuxiang Fu, Li Li</i>	
DESIGN OF EMOTION RECOGNITION SYSTEM USING NEUROMORPHIC COMPUTING TECHNIQUE.....	355
<i>Ajay B S, Madhav Rao</i>	
LAYER-WISE PRUNING OF TRANSFORMER ATTENTION HEADS FOR EFFICIENT LANGUAGE MODELING.....	357
<i>Kyuhong Shim, Iksoo Choi, Wonyong Sung, Jungwook Choi</i>	
CNN ENCRYPTION USING XOR GATE FOR HARDWARE OPTIMIZATION	359
<i>Ki Beom Lee, Sumin Lee, Sunghwan Joo, Hong Keun Ahn, Young Seok Jung, Seong Ook Jung</i>	
INTRINSIC CAPACITANCE BASED MULTI BIT COMPUTING IN MEMORY	361
<i>Young Kyu Lee, Minjune Yeo, Seokhee Cho, Seong-Ook Jung</i>	
COMPONENTS ANALYSIS ON AUDIO SIGNAL MIXTURES	363
<i>Chanhee Lee, Sangho Yoon, Seokhyeong Kang</i>	
HYBRID TEST ACCESS MECHANISM FOR MULTIPLE IDENTICAL CORES.....	365
<i>Sangjun Lee, Jongho Park, Inhwan Lee, Kwonhyoung Lee, Sungho Kang</i>	
POWER SIDE-CHANNEL ANALYSIS FOR DIFFERENT ADDERS ON FPGA	367
<i>Yilin Zhao, Qidi Zhang, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
HIGH-LEVEL SYNTHESIS OF APPROXIMATE COMPUTING CIRCUITS WITH DUAL ACCURACY MODES	369
<i>Kenta Shirane, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama</i>	
ASIC IMPLEMENTATION OF MAGNETIC INDUCTION BASED WIRELESS COMMUNICATION SYSTEM.....	371
<i>Jae-Hyuk So, Dong-Hyun Lee, Min-Joon Kim, Yeon-Kug Moon</i>	
FPGA DESIGN DUPLICATION BASED ON THE BITSTREAM EXTRACTION	373
<i>Soyeon Choi, Nari Im, Hoyoung Yoo</i>	
A LOW-POWER LOW-AREA SOC BASED IN RISC-V PROCESSOR FOR IOT APPLICATIONS.....	375
<i>Ronaldo Serrano, Marco Sarmiento, Ckristian Duran, Khai-Duy Nguyen, Trong-Thuc Hoang, Koichiro Ishibashi, Cong-Kha Pham</i>	
HIGH-SPEED STRONGARM-LATCH-BASED BANG-BANG PHASE DETECTOR IN 40-NM CMOS TECHNOLOGY	377
<i>Gaeryun Sung, Jaeduk Han</i>	
A SEQUENTIAL TWO-STEP ALGORITHM FOR DC OFFSET CANCELLATION OF PAM-4 RECEIVER	379
<i>Yunhee Lee, Woonghee Lee, Minkyoo Shim, Deog-Kyoon Jeong</i>	
AUTO-TRACKING METHOD WITH OPTIMAL REFERENCE VOLTAGE FOR PAM-4 RECEIVER	381
<i>Daeho Yun, Deog-Kyoon Jeong</i>	

A SAR ADC WITH SEGMENT BINARY WEIGHTED ATTENUATION CAPACITOR DAC LAYOUT TECHNIQUE.....	389
<i>Keun-Yong Chung, Kwang-Hyun Baek, Bo-Kyong Choi</i>	
K-MEANS CLUSTERING-SPECIFIC LIGHTWEIGHT RISC-V PROCESSOR	391
<i>Wooyoung Lee, Jina Park, Changjun Byun, Eunjin Choi, Jae-Hyoung Lee, Woojoo Lee, Kyung Jin Byun, Kyuseung Han</i>	
LOW-COMPLEXITY ON-DEVICE ECG CLASSIFIER USING BINARIZED NEURAL NETWORK.....	393
<i>Sunwoo Yoo, Seungwoo Hong, Youngjoo Lee</i>	
AN OPTIMIZED STANDARD CELL DESIGN METHODOLOGY TARGETING LOW PARASITICS AND SMALL AREA FOR COMPLEMENTARY FETS (CFETS)	395
<i>Eunbin Park, Taigon Song</i>	
A HAAR CLASSIFIER ACCELERATOR WITH REDUCED MULTIPLEXER USAGE.....	399
<i>Sanghyun Lee, Byungin Moon</i>	
HAAR FILTER HARDWARE ARCHITECTURE FOR THE ACCURACY IMPROVEMENT OF STEREO VISION SYSTEMS.....	401
<i>Cheol-Ho Choi, Younghyeon Kim, Jiseok Ha, Byungin Moon</i>	
NOVEL PERFORMANCE EVALUATION APPROACH OF AMBA AXI-BASED SOC DESIGN	403
<i>Tuy Nguyen Tan, Phap Duong-Ngoc, Thang Xuan Pham, Hanho Lee</i>	
DESIGN OF 20GB/S PAM4 TRANSMITTER WITH MAXIMUM TRANSITION ELIMINATION AND TRANSITION COMPENSATION TECHNIQUES	405
<i>Kyeong-Min Ko, Dohyeon Kwon, Jin-Ku Kang</i>	
A GAIN BOOSTED SINGLE-ENDED 300 GHZ INP HBT OSCILLATOR FOR TERAHERTZ APPLICATIONS.....	407
<i>Waseem Abbas, Munkyo Seo</i>	
A NON-LINEAR INPUT CONVERTER INVERSELY PRE-DISTORTED AGAINST NONLINEAR BEHAVIOR OF FG-BASED NEUROMORPHIC SYNAPTIC DEVICES.....	409
<i>Jin-Young Hwang, Kee-Won Kwon</i>	
CNN ACCELERATOR WITH MINIMAL ON-CHIP MEMORY BASED ON HIERARCHICAL ARRAY	411
<i>Hyunwook Son, Yongseok Na, Taehyun Kim, Ali A. Al-Hamid, Hyungwon Kim</i>	
UNDERSTANDING AND REDUCING WEIGHT-LOAD OVERHEAD OF SYSTOLIC DEEP LEARNING ACCELERATORS	413
<i>Jinwon Joo, Minyong Yoon, Jungwook Choi, Mingu Kang, Jonggeon Lee, Jinin So, Ilkwon Yun, Yongsuk Kwon, Kyungsoo Kim</i>	
HARDWARE-FRIENDLY LOG-SCALE QUANTIZATION FOR CNNs WITH ACTIVATION FUNCTIONS CONTAINING NEGATIVE VALUES	415
<i>Dahun Choi, Hyun Kim</i>	
IMPLEMENTATION OF CNN BASED DEMOSAICKING ON FPGA	417
<i>Joon Hyeon Park, Min Cheol Kim, Byeong Dae Lee, Myung Hoon Sunwoo</i>	
LIGHTNET: A LIGHTWEIGHT NEURAL NETWORK FOR IMAGE CLASSIFICATION.....	419
<i>Akshay Kumar Sharma, Byungho Kang, Kyung Ki Kim</i>	

A MULTI-BIT IN-MEMORY-COMPUTING SRAM MACRO USING COLUMN-WISE CHARGE REDISTRIBUTION FOR DNN INFERENCE IN EDGE COMPUTING DEVICES	421
<i>Changseon Chae, Subin Kim, Jonghang Choi, Jun-Eun Park</i>	
FUSION FOR TILE-BASED DECONVOLUTION LAYERS	423
<i>Min-Wu Jeong, Chae Eun Rhee</i>	
SECURE SCAN DESIGN THROUGH PSEUDO FAULT INJECTION.....	425
<i>Seokjun Jang, Hyungil Woo, Sunghoon Kim, Sungho Kang</i>	
POST-BOND REPAIR OF LINE FAULTS WITH DOUBLE-BIT ECC FOR 3D MEMORY	427
<i>Younwoo Yoo, Hayoung Lee, Seung Ho Shin, Sungho Kang</i>	
AN EFFECTIVE SPARE ALLOCATION METHODOLOGY FOR 3D MEMORY REPAIR WITH BIRA	429
<i>Seung Ho Shin, Hayoung Lee, Younwoo Yoo, Sungho Kang</i>	
AREA EFFICIENT BUILT-IN REDUNDANCY ANALYSIS USING PRE-SOLUTIONS WITH VARIOUS SPARE STRUCTURE.....	431
<i>Youngki Moon, Hyunho Yoo, Donghyun Han, Sungho Kang</i>	

Author Index