

**2021 IFIP/IEEE 29th
International Conference on
Very Large Scale Integration
(VLSI-SoC 2021)**

**Virtual Conference
4-7 October 2021**



**IEEE Catalog Number: CFP21LSI-POD
ISBN: 978-1-6654-2615-2**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21LSI-POD
ISBN (Print-On-Demand):	978-1-6654-2615-2
ISBN (Online):	978-1-6654-2614-5
ISSN:	2324-8432

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Security Assessment of Heterogeneous SoC-FPGA: On the Practicality of Cache Timing Attacks	1
<i>Lilian Bossuet and El Mehdi Benhani</i>	
Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities	7
<i>Dominik Sisejkovic, Lennart M. Reimann, Elmira Moussavi, Farhad Merchant and Rainer Leupers</i>	
A Reconfigurable Nanophotonic Architecture based on Phase Change Material	13
<i>Parya Zolfaghari and Sébastien Le Beux</i>	
Efficient Implementation of Activation Functions for LSTM accelerators	19
<i>Yi Sheng Chong, Wang Ling Goh, Yew Soon Ong, Vishnu P. Nambiar and Anh Tuan Do</i>	
Processor Architecture Optimization for Spatially Dynamic Neural Networks	24
<i>Steven Colleman, Thomas Verelst, Linyan Mei, Tinne Tuytelaars and Marian Verhelst</i>	
An Efficient Light-weight Configurable Approximate Adder Design	30
<i>Hongwei Li, Xuemei Fan, Qiang Li and Hao Liu</i>	
System-level bug explanation through program slicing and instruction clusterization	36
<i>Moreno Bragaglio, Samuele Germiniani, Graziano Pravadelli and Nicola Donatelli</i>	
Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput	42
<i>Abhiroop Bhattacharjee, Shubham Rai, Ansh Rupani, Michael Raitza and Akash Kumar</i>	
Aspect-Oriented Design Automation with Model Transformation	48
<i>Zhao Han, Deyan Wang, Gabriel Rutsch, Bowen Li, Sebastian Siegfried Prebeck, Daniela Sanchez Lopera, Keerthikumara Devarajegowda and Wolfgang Ecker</i>	
A Novel High-Gain Amplifier Circuit Using Super-Steep-Subthreshold-Slope Field-Effect Transistors	54
<i>Matthieu Couriol, Patsy Cadareanu, Edouard Giacomini and Pierre-Emmanuel Gaillardon</i>	
A 12 pA Sigma Delta ADC Topology for Chemiresistive Sensor-Based Applications	60
<i>Matthieu Couriol, Edouard Giacomini and Pierre-Emmanuel Gaillardon</i>	
Energy Efficient and Multiplierless Approximate Integer DCT Implementation for HEVC ..	66
<i>Skandha Deepsita Sarvepalli, Divya K and Noor Mahammad Sk</i>	
A Self-referenced and regulated sensing solution for PCM with OTS selector	72
<i>Julien Gasquez, Bastien Giraud, Philippe Boivin, Yohann Moustapha-Rabault, Vincenzo Della-Marca, Jean-Pierre Walder and Jean-Michel Portal</i>	
Metamorphic Testing for Processor Verification: A RISC-V Case Study at the Instruction Level	78
<i>Frank Riese, Vladimir Herdt, Daniel Große and Rolf Drechsler</i>	

On Antagonism Between Side-Channel Security and Soft-Error Reliability in BNN Inference Engines	84
<i>Xinhui Lai, Thomas Lange, Aneesh Balakrishnan, Dan Alexandrescu and Maksim Jenihhin</i>	
Validating a DFT Strategy’s Detection Capability regarding Emerging Faults in RRAMs .	90
<i>Thiago Santos Copetti, Tobias Gemmeke and Leticia Maria Bolzani Poehls</i>	
Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors	96
<i>Luca Valente, Davide Rossi and Luca Benini</i>	
A High-Level Design Flow for Locally Body Biased Asynchronous Circuits.....	102
<i>Yoan Decoudou, Katell Morin-Allory and Laurent Fesquet</i>	
Cross-layer Approach to Assess FMEA on Critical Systems and Evaluate High-Level Model Realism	108
<i>Julie Roux, Katell Morin-Allory, Vincent Berouille, Régis Leveugle, Gilles Genevrier, Frédéric Cézilly, Lilian Bossuet and François Cerisier</i>	
On the Evaluation of SEEs on Open-Source Embedded Static RAMs.....	114
<i>Luca Sterpone, Sarah Azimi and Corrado De Sio</i>	
AdapTTA: Adaptive Test-Time Augmentation for Reliable Embedded ConvNets	120
<i>Luca Mocerino, Roberto Giorgio Rizzo, Valentino Peluso, Andrea Calimera and Enrico Macii</i>	
Using Monte Carlo Tree Search for CAD – A Case-study with Designing Cross-layer Reliability for Heterogeneous Embedded Systems.....	126
<i>Siva Satyendra Sahoo and Akash Kumar</i>	
CLEO-CoDe: Exploiting Constrained Decoding for Cross-Layer Energy Optimization in Heterogeneous Embedded Systems	132
<i>Siva Satyendra Sahoo and Akash Kumar</i>	
A 13.56 MHz Active Rectifier with PMOS AC-DC Interface for Wireless Powered Medical Implants	138
<i>Jianming Zhao and Yuan Gao</i>	
A 25 TOPS/W High Power Efficiency Deterministic and Split Stochastic MAC (SC-MAC) Design.....	144
<i>Ming Ming Wong, Lu Chen and Anh Tuan Do</i>	
Adaptive Random Forests for Energy-Efficient Inference on Microcontrollers.....	150
<i>Francesco Daghero, Alessio Burrello, Chen Xie, Luca Benini, Andrea Calimera, Enrico Macii, Massimo Poncino and Daniele Jahier Pagliari</i>	
Design of Fully Differential Energy-Efficient Inverter-Based Low-Noise Amplifier for Ultrasound Imaging.....	156
<i>Zhaoyang Cao, Tan-Tan Zhang, Yuan Gao and Wang Ling Goh</i>	
Reducing Breakdown Voltage in a Bipolar Impact Ionization MOSFET (BI-MOS) using Gate-Source Underlap	162
<i>Akshay Balaji and Sneha Saurabh</i>	

Algebraic Techniques for Rectification of Finite Field Circuits	168
<i>Vikas Rao, Haden Ondricek, Priyank Kalla and Florian Enescu</i>	
Towards Reliable In-Memory Computing: From Emerging Devices to Post-von-Neumann Architectures	174
<i>Hussam Amrouch, Nan Du, Anteneh Gebregiorgis, Said Hamdioui and Ilia Polian</i>	
Trustworthy Hardware Design with Logic Locking	180
<i>Dominik Sisejkovic and Rainer Leupers</i>	
Hardware Trojans in Reconfigurable Computing	182
<i>Qazi Arbab Ahmed</i>	
Exploring a New Tool for Automatic Layout Synthesis for FDSOI 28 nm	184
<i>Vitor Hugo Fuerstenau Maciel, Germano Girondi, Elias de Almeida Ramos and Ricardo Augusto da Luz Reis</i>	
Classical and Physical Security of Symmetric Key Cryptographic Algorithms	186
<i>Anubhab Baksi</i>	
Practical Side-Channel and Fault Attacks on Lattice-Based Cryptography	188
<i>Prasanna Ravi, Anupam Chattopadhyay and Shivam Bhasin</i>	
In Quest for Fast and Secure SoC	190
<i>Naina Gupta and Anupam Chattopadhyay</i>	
Formal Analysis of Physically Unclonable Functions	192
<i>Durba Chatterjee, Debdeep Mukhopadhyay and Aritra Hazra</i>	
Design and Analysis of Logic Locking Techniques	194
<i>Akashdeep Saha, Debdeep Mukhopadhyay and Rajat Subhra Chakraborty</i>	
High-Level Synthesis design approach for Number-Theoretic Transform Implementations .	196
<i>Alexander Elkady, Apostolos Fournaris, Thanasis Tsakoulis, Evangelos Haleplidis and Vassilis Paliouras</i>	
Accelerating 3D scene analysis for autonomous driving on embedded AI computing platforms	202
<i>Stavros Nousias, Erion-Vasilis Pikoulis, Christos Mavrokefalidis, Aris Lalos and Konstantinos Moustakas</i>	
Challenges Towards Hardware Acceleration of the Deformable Shape Tracking Application	208
<i>Nikos Petrellis, Panagiotis Christakos, Stavros Zogas, Panagiotis Mousouliotis, Georgios Keramidas, Nikolaos Voros and Christos Antonopoulos</i>	
Evaluating the ROCKY Countermeasure for Side-Channel Leakage	212
<i>Konstantina Miteloudi, Lukasz Chmielewski, Lejla Batina and Nele Mentens</i>	
In Hardware We Trust? From TPM to Enclave Computing on RISC-V	218
<i>Emmanuel Stapf, Patrick Jauernig, Ferdinand Brasser and Ahmad-Reza Sadeghi</i>	
Post-Quantum Cryptography in MPSoC Environments	224
<i>Johanna Sepulveda, Dominik Winkler, Daniel Sepulveda, Mario Cupelli and Radek Olexa</i>	